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1 Introduction and Motivation
The years 1992 and 1993 played, without doubt, an essential role in the development of Group
III nitride-based optoelectronic and electronic devices. On the one hand, in 1992, Nakamura [90]
was the first to find a way of realizing p-type doping for GaN. This invention can be seen as a key
date for applications in optoelectronic devices. Since then, LEDs and LDs have become possi-
ble in a spectral range which could not be employed using conventional semiconductors like Si,
(Al)GaAs or AlInGaP. Especially, the blue and white LED have continued their incomparable
triumph ever since. On the other hand, in 1993, Khan [59] demonstrated a heterostructure field
effect transistor based on an AlGaN/GaN layer structure for the first time. A two-dimensional
electron gas (2DEG) in combination with superior material properties in terms of large bandgap,
high breakdown voltage and high saturation carrier velocity was an ideal precondition for appli-
cation in electronic devices.
In the field of these devices, e.g. transistors needed for high-voltage and high-frequency appli-
cations, GaN-based HFETs have become increasingly important. Because the Group III nitrides
are strongly polar materials, the generation of a 2DEG is possible even without any doping in
the barrier layer. An additional strain resulting from growing lattice-mismatched AlGaN on GaN
induces a piezoelectric charge which supplies further electrons to the HFET channel. This total
channel charge can top 1 × 1013 electrons/cm2 - roughly four to five times higher than for Al-
GaAs/GaAs HFETs. From the demonstration of the very first AlGaN/GaN HFET until today’s
state-of-the-art devices, tremendous progress has been made. However, until today the great
potential of the GaN-based HFET technology has not yet been fully exploited and the commer-
cialization remained rather marginal. The reason is that there are many fields which still need
further improvement:
• Due to the lack of large-size area native GaN substrates, heteroepitaxy still depends on
substrates like sapphire, SiC or silicon. Related to these non-native substrates, issues like
lattice mismatch and different thermal expansion coefficients are still existing.
• DC-to-RF dispersion effects and current collapse represent a major challenge to the com-
mercialization of the technology. These effects are mainly attributed to traps located at the
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semiconductor surface. Therefore, a passivation of the surface is inevitable. SiN passiva-
tion films have been found to mitigate those effects.
• Schottky contacts on GaN-based heterostructures suffer from detrimental leakage current
problems. A thin dielectric layer sandwiched between the gate metal and the semiconduc-
tor surface seems to be a promising approach in order to alleviate the leakage problem.
Whereas the first issue is closely related to epitaxial design and substrate engineering, the other
issues are associated with the device processing technology.
This thesis was targeted to develop and establish a baseline process for realizing GaN-based
HFETs. Each single step of this process was optimized in order to improve device performance.
AlGaN/GaN as well as AlInN/GaN transistors were investigated in terms of their DC and RF
characteristics. Critical issues, as mentionend above, were discussed in detail. As a result,
a deeper physical understanding of the non-ideal behavior of GaN-based transistors could be
obtained.
This thesis is organized in the following way: Chapter 2 describes the theoretical framework
of the GaN material system including crystal structure and polarization effects. Based on the
description of the 2DEG the key topics of HFETs were discussed.
Chapter 3 gives an overview of the current status of the market situation of commercially
available GaN-based HFETs.
Chapter 4 focuses on the development and optimization of the process technology suitable for
realizing GaN-based transistors.
Chapter 5 and chapter 6 discuss in detail the characterization of AlGaN/GaN and AlInN/GaN
HFETs.
Finally, chapter 7 provides a retrospection of the conclusion which can be drawn from the
results of this thesis.
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2 Theoretical Background
2.1 Material properties of the Group III nitrides
Wide bandgap materials, particularly the Group III nitrides like GaN, AlGaN, InGaN etc., have
attracted much attention due to various potential advantages compared to the conventional semi-
conductors. These advantages arise from the basic physical properties of the material associated
with the crystal structure. The direct bandgap of these materials and their alloys provides the pos-
sibilty to be used not only for electronic applications but also for optical applications. Fig. 2.1
shows the bandgap as a function of the lattice constant a for the conventional semiconductors Si,
GaAs, InP, including the wide bandgap materials SiC, GaN and AlN. Taking InN into account as
well, it is obvious that the Group III nitrides cover a bandgap from 0.7 - 6.2 eV corresponding to
wavelengths in the visible range down to deep UV. Table 2.1 shows an overview and comparison
of the most important fundamental material properties for applications in high-power and high-
frequency electronics. Among higher bandgap energies, the Group III nitride materials exhibit
much higher breakdown fields EBr and electron saturation velocities vS than the conventional
semiconductors. Thus, they are much more suitable for applications requiring both high-voltage
and high-power electronic devices. In order to quantify the ultimate performance of semicon-
ductor devices, several figures-of-merit (FOM) have been proposed. Two of these, Johnson’s
figure-of-merit (JFOM) and Baliga’s figure of merit (BFOM), are important to show the benefits
of the Group III nitrides for efficient high-power and radio frequency devices.
The JFOM [51] describes the power frequency product, whereas the BFOM [15] accounts for
the efficiency at high frequencies:
JFOM =
vS ·EBr
2π
(2.1)
and
BFOM = ǫs ·µ ·E
3
g (2.2)
4
2.1 Material properties of the Group III nitrides
0.30 0.35 0.40 0.45 0.50 0.55 0.60
--
1240
620
413
310
248
207
177
0
1
2
3
4
5
6
7
 
  W
av
el
en
gt
h 
(n
m
)
Ba
nd
ga
p 
(e
V)
Lattice constant a (nm)
 Direct bandgap
 
  
GaN
AlN
InN
4H-SiC
InPSi
GaAs
 Indirect bandgap
Figure 2.1: Bandgap energies versus lattice constant at 300 K for conventional, wide bandgap
semiconductors and also InN.
Here, EBr is the critical electric field for breakdown in the semiconductor and vS is the saturated
drift velocity. ǫs is the dielectric constant, µ is the mobility and Eg is the bandgap of the semicon-
ductor. A comparison of these figures-of-merit for some selected material systems clearly shows
the theoretical potential of electronic devices based on the GaN material system (fig. 2.2). Both
types of figures are normalized to Si. When using BFOM for example, GaN would be approx.
650 times and 5 times as good as Si and 4H-SiC, respectively. Additionally, the ability to form
a 2DEG in the GaN near an AlGaN/GaN heterointerface allows for higher electron mobilties
(2000 cm2/Vs) while maintaining a high sheet charge density nS .
Properties GaN AlN InN 4H-SiC Si GaAs InP
Eg (eV) 3.4 6.2 0.7 3.2 1.12 1.43 1.35
EBr(MV/cm) 3.3 8.4 1.2 3.5 0.3 0.4 0.5
vS(×10
7cm/s) 2.5 2.16 1.8 2.0 1 1 1
µ(cm2/(Vs)) 990 135 3.6 650 1500 8500 5400
Table 2.1: Material properties of the wurtzite-type Group III nitride and conventional semicon-
ductors at 300 K [33, 24, 108].
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Figure 2.2: Comparison of Baliga’s and Johnson’s-figure-of-merit for the semiconductors GaN,
GaAs, 4H-SiC and Si normalized to Si [24].
2.2 Crystal structure and polarization effects of the
Group III nitrides
In contrast to the other conventional semiconductors like Si, GaAs or InP, the predominant crystal
modification of Group III nitrides is the wurtzite structure. The associated space group P63mc is
characterized by a unique axis of rotational symmetry along [0001] called c axis. By convention,
the [0001] direction is given by a vector pointing from the Group III atom to the nearest-neighbor
N atom. As depicted in fig. 2.3, the ideal wurtzite structure has a hexagonal unit cell with two
lattice parameters, a and c in the ratio of c/a =
√
8/3. Group III elements and nitrogen are
located on the sites of two hexagonal closed packed (hcp) sublattices, which for an ideal wurtzite
structure are offset by u = 3/8 · c, with u indicating the anion-cation bond length.
This lattice type is characterized by a lack of inversion symmetry along the [0001] direction.
Additionally, there is a large difference in electronegativity between nitrogen and the Group III
elements resulting in electron charge transfer from the Group III atom to the N atom. Thus, the
bonding shows partly covalent and partly ionic characteristics. In the case of GaN, the elec-
tronegativity difference is about 1.4, which means that the ionicity of the bonding is appr. 40%
[115]. This distinct ionicity leads to a microscopic polarization. In combination with the above
mentioned lack of inversion symmetry, the microscopic electric dipoles result in a strong macro-
scopic polarization ~P of the crystal along the [0001] axis. This kind of polarization, in the
6
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Figure 2.3: Crystal structure of the wurtzite-type Group III nitride semiconductors.
absence of any external influence such as strain or an applied electric field, is known as spon-
taneous polarization ~P SP . If the crystal lattice is deformed by external fields or internal forces
and stresses, both lattice parameters c and a and the polarization strength will be changed [9].
This additional polarization is called piezoelectric polarisation ~P PE . Both types of polariza-
tion dramatically affect the optical and electrical properties of multi-layered Group III nitride
heterostructures and devices, which will be discussed in the following chapter.
2.3 Heterostructures and 2DEG
The typical layer stack of a Group III nitride based transistor heterostructure consists of two
different materials. A ternary alloy, called the barrier layer, with a wider bandgap is grown on
top of a commonly non-intentionally doped relaxed GaN buffer layer, which has a narrower
bandgap. In contrast to almost all other material (heterostructure) systems, the generation of
a two-dimensional electron gas is possible even without any doping in the barrier layer. In
this thesis, two different kinds of heterostructures have been investigated, AlxGa1−xN/GaN and
AlxIn1−xN/GaN, with x being the aluminium concentration in the Group III nitride sublattice in
both cases. The theory of the formation of the 2DEG is the same for both heterostructures. Thus,
it is described only for the more conventional AlGaN/GaN heterostructure.
As discussed in the chapter above, the wurtzite-type Group III nitrides are charaterized by
strong polarization fields. As shown in fig. 2.4, the inherent spontaneous polarization of the
AlGaN barrier and of the GaN buffer is parallel and pointing in the negative [0001] direction.
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Figure 2.4: Polarization-induced fixed sheet charges and directions of the spontaneous and piezo-
electric polarization in a strained AlGaN/GaN heterostructure.
The spontaneous polarization coefficient, a parameter which characterizes the strength of the
spontaneous polarization electric field, is much higher for the AlGaN barrier than for the GaN
buffer [8]. Due to the differences in lattice constants of both layers, AlGaN barriers grown
pseudomorphically on GaN are under tensile strain, resulting in an additional piezoelectric po-
larization. The discontinuity of the total polarization ~P at the heterointerface gives rise to a
locally fixed positive electrostatic polarization charge ρp given by [8]
ρp = −
∂
∂~r
·
~P (2.3)
Assuming planar interfaces and an abrupt heterojunction, the resulting fixed sheet charge density
σinterface is given by
σinterface = PGaN − PAlGaN
= P SPGaN −
(
P SPAlGaN + P
PE
AlGaN
) (2.4)
From the condition of charge neutrality, it is obvious that the positive fixed charge has to be com-
pensated by a negative charge. Thus, free electrons tend to accumulate in the nearly triangular
quantum well formed in the GaN side of the heterointerface [9, 8]. Due to the quantization of the
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energy states in [0001] direction, these electrons form a 2DEG in the GaN with a sheet carrier
concentration ns.
The impact of the polarization-induced fixed charges on the conduction band profile can be
calculated numerically. Therefore, a self-consistent solution of coupled Poisson and Schrödinger
equations is required. Fig. 2.5 shows the result of such a simulation for an Al0.25Ga0.75N/GaN
heterostructure using the software BandEng [3]. This program is a one-dimensional Schrödinger-
Poisson solver originally designed for the use with the Group III nitrides. As can be seen, even
without any intentional doping in the barrier layer, a nearly triangular quantum well is formed
below the Fermi level EF, thus realizing a 2DEG at the GaN side of the heterointerface. The
calculated sheet carrier concentration for this heterostructure is 8.05× 1012 cm−2.
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Figure 2.5: Self-consistent Poisson Schrödinger simulation of an Al0.25Ga0.75N/GaN het-
erostructure using the software BandEng [3]. The conduction band and the valence
band profile as well as the sheet carrier concentration are shown.
If maximal accuracy is not required, it is simpler to use approximate models. A semi-classical
electrostatic model based on overall charge neutrality is commonly used to calculate the theoret-
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ical sheet carrier concentration ns of the 2DEG [9] :
nS(x) =
σ(x)
e
−
(
ǫ0ǫr(x)
d · e2
)
(eΦB(x) + EF (x)−∆EC(x)) (2.5)
with d being the thickness of the barrier layer, ǫr(x) the dielectric constant, eΦB(x) the Schottky
barrier height, EF (x) the position of the Fermi level with respect to the GaN conduction band
edge close to the GaN/substrate interface, and ∆EC(x) the conduction band offset at the bar-
rier/GaN interface. The approximations made for calculating the sheet carrier concentration are
given in the appendix.
Fig. 2.6 shows the calculated sheet carrier concentrations of the 2DEG confined at the het-
erointerface for both AlGaN and AlInN barrier layers with different thicknesses. It can clearly
be seen that the 2DEG density increases with rising aluminium concentration and increasing
barrier layer thickness dAlGaN and dAlInN, respectively.
0 10 20 30 40 50 60 70 80 90 100
1E12
1E13
1E14
1E12
1E13
1E14
d
AlGaN
= 10 nm
d
AlGaN
= 20 nm
d
AlGaN
= 30 nm
S
h
e
e
t
c
a
rr
ie
r
c
o
n
c
e
n
tr
a
ti
o
n
(c
m
-2
)
Aluminium concentration (%)
AlGaN/GaN
70 75 80 85 90 95 100
1E12
1E13
1E14
1E12
1E13
1E14
d
AlInN
= 10 nm
d
AlInN
= 20 nm
d
AlInN
= 30 nm
S
h
e
e
t
c
a
rr
ie
r
c
o
n
c
e
n
tr
a
ti
o
n
(c
m
-2
)
Aluminium concentration (%)
AlInN/GaN
Figure 2.6: Calculated sheet carrier concentrations of different GaN-based heterostructures as a
function of the aluminium concentration in the barrier layer. The left figure shows
the calculations for AlGaN/GaN layer stacks and the right figure depicts the 2DEG
concentration for AlInN/GaN heterostructures.
However, heterostructures containing AlGaN barriers with x ≤ 0.15 and x ≥ 0.4 are not
suitable for high-quality devices [9]. For x ≤ 0.15, the carrier confinement degrades due to
the decrease of the conduction band offset. An aluminium concentration x ≥ 0.4 causes a high
lattice mismatch between the barrier layer and the GaN buffer. As a consequence, the material
quality of the AlGaN barrier is reduced, resulting in structural defects and rough interfaces.
In the case of AlInN/GaN heterostructures, barriers with significantly higher aluminium con-
centrations (x ≥ 75%) can be grown. This leads not only to a larger conduction band offset at
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the heterointerface, but also to an increase in polarization. Compared to their AlGaN/GaN coun-
terparts, considerably higher 2DEG sheet carrier concentrations (2.5− 3.0× 1013 cm−2) can be
expected [70, 71]. However, the main advantage of these types of heterostructures is the possi-
bility to grow AlInN in-plane lattice-matched to GaN by tuning the aluminium concentration to
83%, resulting in reduced strain and less lattice defects at the heterointerface.
A typical AlGaN/GaN heterostructure with an aluminium concentration of 26% and a nearly
lattice-matched (aluminium concentration of 83%) AlInN/GaN heterostructure exhibits a theo-
retical sheet carrier concentration of 8.54 · 1012cm−2 and 2.07 · 1013cm−2, respectively. These
values are about 8-10 times higher than sheet carrier densities obtained in intentionally doped
AlGaAs/GaAs heterostructures. Thus, it becomes clear that Group III nitride based heterostruc-
tures have a tremendous potential for high-power operations in power amplifiers.
The fundamental question which arises is that of the origin of the electrons in the 2DEG.
However, it seems to be most likely that the surface barrier plays the dominant role. In [45],
a surface donor model has been proposed. This model seems quite logical and pointed out
that overall charge neutrality within the heterostructure requires the 2DEG to be balanced by
a commensurate positive charge in the AlGaN barrier and/or the AlGaN surface. It is shown
that this positive charge is most likely provided by ionized donor-like surface states. The 2DEG
density strongly depends on the occupancy of these states. In general, those surface states are
neutral when they are occupied and positive when they are empty. Both conditions depend on
the energy ED of the surface states relative to the Fermi level EF. For barrier layers exceeding
a minimum critical thickness, the donor energy ED reaches the Fermi level EF. Thus, electrons
are provided to be transfered into empty states of lower energy located in the GaN side of the
AlGaN/GaN heterostructure. In [64], the surface donor model has been refined. By varying the
AlGaN barrier layer thickness, the researchers have found a direct correlation between changes
in the surface barrier height and the 2DEG carrier density. As a consequence, this trend cannot
be explained by the existence of single-energy donor surface states. On the contrary, the surface
state density is distributed across the bandgap.
However, it is still an open question if these existent surface states are rather inherent or
impurity-related. Nevertheless, it is apparent that the channel carrier density is sensitive to any
kind of surface treatment.
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2.4 Heterostructure field effect transistors (HFETs)
Like a metal semiconductor field effect transistor (MESFET), an HFET is characterized by three
metal-semiconductor contacts: a Schottky contact for the gate and two ohmic contacts for the
source and drain electrodes. Fig. 2.7 shows a perspective view of such a three-terminal device.
The basic parameters include the gate length Lg, the gate width Wg, the source-gate and the
gate-drain distances LSG and LGD, respectively. The presence of a conducting 2DEG channel,
even in absence of any bias applied between the gate and the source electrode, is referred to as a
normally-on device. As with other types of field effect transistors, a voltage applied to the gate
alters the conductivity of the thin layer. The gate contact is a metal-semiconductor contact with
rectifying behavior arising from a potential barrier as a result of a space charge region on the
semiconductor side. The source and drain contacts must exhibit a small series resistance and
linear I-V characteristics. They are called non-rectifying or ohmic contacts.
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Figure 2.7: Typical AlGaN/GaN HFET structure with three metal-semiconductor contacts for the
source, gate and drain.
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2.4.1 Metal-semiconductor contacts
If a metal is getting in intimate contact (allowing charge carrier exchange) with an n-type semi-
conductor, the Fermi levels in the two materials must be coincident together at thermodynamical
equilibrium. This case is shown in fig. 2.8, with q ·φM being the metal work function and q ·φB
being the Schottky barrier height (SBH). Electrons start to flow from the semiconductor into the
metal until the Fermi energies of both solids are equal (equilibrium condition). In the semicon-
ductor, a space charge region is formed due to ionized donors. In contrast, electron current forms
a negative surface charge in the metal layer creating an electric field associated with an electric
potential gradient which gives rise to a bending of the bands. The amount of band bending is
called the built-in potential q ·Vbi [101].
Metal
EV
EC
EF
E
qFM
qFB
qVbi
n-Semiconductor
Vacuum 1
2
3
Figure 2.8: Energy band diagram of metal-semiconductor (n-type) contact in thermodynamical
equilibrium.
There are several ways in which electrons can be transported across a metal-semiconductor
junction [101].
1. Thermionic emission, i.e. transport of electrons from the semiconductor over the top of the
potential barrier into the metal.
2. Thermionic field emission, i.e. tunneling of excited electrons due to a thinner barrier from
the semiconductor electrons point-of-view.
3. Field Emission, i.e. tunneling of electrons with energies close to the Fermi level in the
semiconductor.
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In practical rectifying Schottky diodes with moderately doped semiconductors and moderate
operating temperatures, thermionic emission is the dominant process of current transport. If a
very high doping concentration of the semiconductor material drastically increases the tunneling
probability, (thermionic) field emission will become the dominating mechanism of the electron
flow. This special kind of current transport is fundamental for ohmic contacts.
We will now focus on the current density-voltage (J-V) characteristics given by the thermionic
emission theory:
J = JS · (e
q ·V
nkBT − 1) (2.6)
with T being the temperature and kB the Boltzmann constant. The ideality factor n is approx-
imately independent of V and greater than unity. The saturation current density JS is given by
[97]:
JS = A
⋆
·T 2 · e
−
qΦB
kBT (2.7)
with T being the temperature and A⋆ being the effective Richardson constant. For bias greater
than 3kBT/q, the J-V characteristics can be approximately written in a simpler form:
J = JS · e
q ·V
nkBT (2.8)
According to this theoretical approach, the reverse current density of an ideal metal-semiconductor
contact should saturate at the value JS . However, practical diodes normally show great devia-
tions from this ideal behavior. On the one hand, the barrier heigth ΦB is a decreasing function of
the maximum electrical field [97]. Since the maximum electrical field increases with increasing
reverse bias, it follows that the barrier heigth will be reduced. On the other hand, parallel leak-
age paths and also trap-assisted tunneling effects are the reason for additional undesired reverse
currents [82, 41].
The formation of low-resistance non-rectifying, i.e. ohmic contacts, can be achieved by lower-
ing the Schottky barrier height and reducing the width of the barrier. Ohmic contacts to wideband
gap materials are generally more difficult to obtain compared to conventional semiconductors.
On the one hand, a more complicated metal combination has to be used, and on the other hand,
the required annealing temperature is much higher. During annealing, metal-nitrogen islands are
formed in the AlGaN or AlInN [114]. These islands are penetrating through the barrier layer and
provide direct electrical contact to the 2DEG [114].
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2.4.2 Principle of HFETs
The key process for the operation of the HFET is the modulation of the 2DEG. Unlike a MESFET,
the sheet carrier concentration of the 2DEG and, therefore, the current flowing between the
source and drain contact are not controlled by the depletion region under the Schottky contact.
In the HFET, the gate voltage VGS affects the energetic position of the conduction band under the
gate relative to the Fermi level. Since all transistors investigated in this thesis are normally-on
devices, the gate voltage has to be reversed-biased in order to deplete the channel. Fig. 2.9 shows
a perspective view of the transistor and the corresponding conduction band profile under the gate
contact without applied drain and gate voltages.
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Figure 2.9: Cross section of the HFET and the corresponding conduction band profile without
gate and drain voltages.
When a gate voltage VGS is applied to reverse bias the gate contact, the position of the con-
duction band is shifted relatively to the Fermi level. When the negative gate voltage absolutely
exceeds the threshold voltage Vth, the bottom of the conduction band at the AlGaN interface
does not coincide with the Fermi level any longer. Thus, there is no conducting channel between
the source and drain. This situation is depicted in fig 2.10.
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Figure 2.10: Cross section of the HFET and the corresponding conduction band profile with ap-
plied drain voltage and VGS = Vth.
2.4.3 Static DC I-V characteristics
In order to derive the I-V characteristics of the HFET analytically, the following assumptions
have to be made:
1. Charge control model, i.e. the gate contact and the underlaying 2DEG channel are regarded
as a simple plate capacitor, and a linear relationship between ns and VGS is postulated
[28, 31].
2. Gradual channel approximation, i.e. the separation of the originally 2-dimensional field
and transport problem of a field effect transistor into two 1-dimensional equations. Here,
the transverse field (with respect to the direction of current flow) is much higher than the
longitudinal field. Thus, Poisson equations for vertical potential, charge distribution and
the charge transport equation for the channel current can be treated separately.
3. Negligible gate current, i.e. the gate diode is treated in quasistatic approximation.
The basis for deriving the important parameters of a device is the investigation of the channel
charge and potential distribution under both gate and drain biases. Fig. 2.11 shows the cross
section of the gate region for a typical HFET.
16
2.4 Heterostructure field effect transistors (HFETs)
Gate
AlGaN
Channel
[0001]
x = 0
V = 0
x = L
V = VDS
x = xsat
v = vsat
x
Source Drain
LG
Figure 2.11: Intrinsic transistor with increasing potential V(x) from source (x = 0) to drain
(x = L) when a current is flowing.
The sheet carrier concentration ns at an arbitary point x along the channel is given by:
ns(x) = C0 · (VGS − Vth − V (x)) =
ǫ0ǫr
qd
· (VGS − Vth − V (x)) (2.9)
with C0 being the capacitance normalized to the gate area, VGS and Vth being the intrinsic
applied gate bias and the threshold voltage, respectively. V(x) is the acceleration voltage in
x-direction between source and drain contact.
The channel current ID is simply the sheet carrier concentration multiplied by its velocity v
and by the width W of the transistor:
ID(x) = q ·W ·ns(x) · v(x) (2.10)
At this point, we need information on the carrier velocity under the applied electric field, i.e. the
v-E relationship. We take an empirical formula which exhibits a smooth transition between the
constant-mobility regime to the saturation velocity (vS) regime, given as [26]:
v(Ex) =
µ0Ex
1 + (µ0Ex/vs)
=
µ0Ex
1 + (Ex/Ec)
(2.11)
with Ec being the critical electric field and µ0 the low field mobility. With this, the drain current
is given by:
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ID(x) =W ·
µ0ǫ0ǫr
d
· (VGS − Vth − V (x)) ·
dV/dx
1 + µ0
vS
·
dV
dx
(2.12)
Applying the method of separation of variables and considering the current continuity through
the channel, the above equation can be integrated from x = 0 with V(x = 0) = 0 to x = LG with
V(x = LG) = VDS . LG and VDS are the gate length and the intrinsic applied source-drain bias,
respectively. As a consequence, the I-V characteristics for the linear region are given by:
ID(x) = W ·
µ0ǫ0ǫr
d
·
(VGS − Vth) ·VDS −
1
2
·V 2DS
LG +
µ0
vS
·VDS
(2.13)
This equation is valid up to the knee voltage at which the drain current saturates due to carrier
velocity saturation. Differentiating and setting equal to zero, we can derive the saturation drain
current at any given gate bias as:
ID,sat =W ·
ǫ0ǫrLGv
2
S
2 ·µ0 · d
·
(√
1 + 2 ·
µ0
LG · vS
· (VGS − Vth)− 1
)2
(2.14)
A very important parameter is the intrinsic transconductance gim, which describes the modulation
of the drain current by the gate-source voltage, defined as dID/dVGS:
gim = W ·
ǫ0ǫrvS
d
·

1− 1√
1 + 2 · qnSdµ0
ǫ0ǫrLGvS

 (2.15)
The previously discussed model only takes into account the intrinsic transistor. However, the
current flow through the source/drain contacts and the ungated channel regions gives rise to
voltage drops, which cannot be neglected during the device operation. Due to these additional
extrinsic voltage drops, both the intrinsic gate and the intrinsic drain biases are reduced and
become current-dependent:
VGS = V
e
GS − ID ·RS (2.16)
VDS = V
e
DS − ID · (RS +RD) (2.17)
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where V eGS , V eDS are the externally applied gate and drain bias, respectively. The source resistance
RS and the drain resistance RD are given by:
RS =
1
W
· (RC + dGS ·RSH) (2.18)
RD =
1
W
· (RC + dGD ·RSH) (2.19)
with RSH = (eµ0nS)−1 being the sheet resistance, dGS and dGD the gate-source distance and the
gate-drain distance, respectively. The extrinsic transconductance gem is derogated by the source
resistance alone, becoming:
gem =
gim
1 +RS · gim
(2.20)
Fig. 2.12 shows the most interesting characteristics of an HFET under DC operation. In the
left part, the transfer characteristics and the transconductance curve for a special drain-source
voltage are shown. The right figure exhibits typical output characteristics of a transistor device.
Each curve represents a special gate-source voltage.
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Figure 2.12: Transfer characteristics with transconductances (left) and output characteristics
(right).
2.4.4 Pulsed DC I-V characteristics
Performing static DC measurements, I-V characteristics are measured by increasing the drain-
source voltage from zero to the maximum value for each value of gate-source voltage. In pulsed
I-V measurements, the gate and drain terminals are pulsed and the drain current is measured
during the on-period of the pulse. Such a measurement is performed using the scheme shown in
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Figure 2.13: Schematic representation of the measurement cycle used for the pulsed I-V
measurements.
fig. 2.13. The pulses are initiated from a static quiescent bias point, which can be chosen on the
I-V plane. The width of the drain pulse is smaller than that of the gate pulse. In order to prevent
the flow of excessive drain current the drain pulse is applied after the gate pulse . Provided the
width τ of the applied pulses to be short and the period T of the pulses to be long, the effects of
device self-heating can be minimized. The ratio between the pulse duration τ and the period T is
called duty cycle.
However, not only thermal effects can be reduced, but also parasitic dispersion effects can be
properly adressed. Thus, such a measurement more accurately resembles radio-frequency and
microwave operation, due to the fact that temperature and trapping effects do not have sufficient
time to occur at the voltages and currents being measured, but are predominantly dependent upon
the quiescent bias point [46, 104].
2.4.5 Small-signal characterization
Since transistors are nonlinear devices, a precise description is needed in order to obtain an ac-
curate system performance prediction. Small-signal modeling is a common design technique
in electrical engineering which is used to approximate the nonlinear behavior of a device with
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Figure 2.14: Typical small-signal equivalent circuit of an HFET.
linear equations. This linearization is performed using a DC quiescent bias point which is super-
imposed by a high-frequency signal. Under the assumption of small amplitudes of this signal, the
nonlinear characteristics can be approximated by the tangent in this DC bias point. Thus, transis-
tor characteristics can be modeled by a small-signal equivalent circuit. Fig. 2.14 shows a typical
equivalent circuit which contains extrinsic parameters covering the device parasitics and intrinsic
elements which model the active region under the gate. The meaning of the parasitic elements is
self-explanatory. The important parameters of the intrinsic part are the voltage-controlled current
source Ids, the gate-source capacitance Cgs and the gate-drain capacitance Cgd.
There are two figures-of-merit which are commonly used by manufacturers in order to evaluate
and qualify high frequency performance of HFETs. These are the current-gain cut-off frequency
fT and the maximum frequency of oscillation fmax. Both values can be derived if the parameters
of the small-signal equivalent circuit are known. The current-gain cut-off frequency fT is defined
as the frequency at which the short circuit current gain h21 in a common-source configuration
becomes unity. For the intrinsic transistor and under the assumption that Rgs ≤ 1/ω ·Cgs, the
frequency is given by [106]:
fT =
gim
2 · π(Cgs + Cgd)
(2.21)
The maximum frequency of oscillation is defined as the frequency at which the unilateral power
gain equals unity.
Both figures-of-merit can be determined by measuring S-parameters which are defined in
terms of traveling waves and completely characterize the behavior of two-port networks at mi-
crowave frequencies. Fig. 2.15 schematically shows such a two-port network with a DUT (device
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DUT
Figure 2.15: Two-port network characterization of the device under test (DUT).
under test), e.g. a transistor where the gate-source and the drain-source terminals are considered
as the input and output ports, respectively [68]. These scattering or S-parameters can be deter-
mined from the measured ratios of incident (ai) and reflected (bi) power waves using a network
analyzer. The relations between the input and the output can be presented as:
(
b1
b2
)
=
(
S11 S12
S21 S22
)(
a1
a2
)
(2.22)
with S11, S22 and S12, S21 representing reflection and transmission coefficients, respectively.
From the S-parameters normally measured at a system characteristic impedance of 50 Ω, the
current-gain cut-off frequency fT can be derived by converting the S-parameters to h-parameters
and then plotting the logarithmic variation of the current gain |h21|with frequency. Extrapolating
the current gain to unity gives the value fT, also called transit frequency.
Dependent on the outer wiring of the transistor and its stability, there are three different power
gain definitions. In this thesis, only the maximal unilateral gain (MUG) is considered.
2.4.6 Load-pull measurements
In general, load-pull is the process of varying or pulling the load impedance seen by the output
of an active device to other than 50 Ω. This method is important for power devices in order to
evaluate large-signal parameters, such as compression characteristics, saturated power, efficiency
and linearity, as the output load is varied across the Smith chart [4].
The passive load-pull technique, utilized in this thesis, makes use of a passive tuner (tuning
stubs) to vary the output load. On the contrary, an active load-pull technique varies the load
actively by injecting a power wave with variable magnitude and phase toward the transistor
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Figure 2.16: Schematic representation of the large-signal measurement setup used to perform
passive load-pull measurements.
output. Fig. 2.16 illustrates a simplified block diagram of a commercial test equipment with the
necessary components. The device under test (DUT) is located in the middle of the measuring
setup and surrounded by microwave tuners and bias tees. The output tuner is adjusted until
the output power meter measures a given power level and the input tuner is adjusted for zero
reflected power. The input power meter reads the incident power, and the power gain can be
obtained. From this information, gain, power added efficiency (PAE), and output power contours
can be generated and drawn in the Smith chart as functions of the output load. Also shown in
the block diagram is the RF probe station, i.e. probes plus coax cables, which is used to make
contact to the device.
Power amplifiers are identified by their classes of operation, depending on the output current
waveform. The three most popular classes A, B and AB are characterized by the following
properties:
1. The class A amplifier is biased at close to half of its saturated current. The output con-
ducts during both the positive and negative cycles of the input signal sine wave, i.e. the
conduction angle Θ is 360°. This kind of operation has the lowest distortion and therefore
provides the best linearity. However, the efficiency is the lowest of all classes.
2. A class B amplifier operates ideally at a point at which the DC current equals zero, i.e.
the amplifier is biased at pinch-off. Therefore, the output only conducts during one half of
the input signal sine wave (180°). The drawback is a distortion in the waveform when it
crosses zero. However, its efficiency can be increased compared to class A operation.
3. As the notation suggests, the class AB amplifier is a compromise between class A (high
linearity) and class B (high efficiency). In this mode of operation, the output conducts
more than 180° of the input sine wave, but less than 360°. Class AB amplifiers are the
most popular choice for broadband amplifiers.
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In connection with power amplifier manufacturing, some benchmarks are very important. The
power gain G of an amplifier is defined as the ratio of the magnitude of the output power Pout
and the magnitude of the input power Pin, i.e.
G =
Pout
Pin
(2.23)
The amplifier’s drain efficiency η specifies how much DC power of the supply is converted to RF
output power delivered to the load:
η =
PRF,out
PDC
=
PRF,out
VDC · IDC
(2.24)
However, this value does not take into account the incident RF power PRF,in which goes into
the device. Therefore, the power-added efficiency PAE is another parameter in the characteriza-
tion of power amplifiers:
PAE =
PRF,out − PRF,in
PDC
= η ·
(
1−
1
G
)
(2.25)
Regarding equation 2.25, one can see that an amplifier with infinite gain will have a PAE equal
to drain efficiency. The maximum linear RF power delivered to the load is given by:
PRF,max =
1
8
· Imax · (VBD − VKnee) (2.26)
with VBD being the breakdown voltage and VKnee being the knee voltage.
Unlike class A, the DC power delivered by the supply for a class B operation is dependent on the
RF output power with no power consumed in the absence of an RF signal [113]. Therefore, the
ideal drain efficiency of a class B amplifier can reach 78.5% (π/4) [113].
It must be pointed out, that the above mentioned derivations will only be valid if the amplifier
is operated in the linear regime. Increasing the RF input voltage beyond this value will also
increase the RF output power, but the drain current will now be a distorted sine wave up to a
square wave. For this saturated situation, the maximum output power is given by [113]:
P satRF,out =
16
π2
·P linRF,out = 1.62 ·P
lin
RF,out (2.27)
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2.4.7 Electrical limitations
Since the successful realization of AlGaN/GaN HFETs in the middle of the 1990s, researchers
have been faced with several problems, which are still issues nowadays. Namely, all devices still
suffer from problems such as DC-to-RF dispersion, drain current collapse, gate- and drain-lag
and large gate leakage currents whose mechanisms are not understood in detail [57, 21, 62, 27,
110, 99]. In this thesis, we will focus on the investigations of non-idealities of GaN-based HFETs
in terms of current collapse and gate leakage current.
Current Collapse
Current collapse describes the fact that the output power of a transistor measured at microwave
frequencies or under pulsed conditions is considerably smaller than that expected from DC char-
acteristics using equation 2.26. Fig. 2.17 schematically shows this behavior by comparing the
DC and pulsed I-V characteristics of a transistor. The pulsed characteristics are measured at a
special bias point which is indicated by the blue circle.
It can clearly be seen that there is a significant reduction in the drain current combined with
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Figure 2.17: Typical DC and pulsed I-V characteristics of an AlGaN/GaN HFET. The pulsed I-V
curves are measured at a special quiescent bias point marked by the blue circle.
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an increase in the knee voltage when measuring under pulsed conditions at this bias point. This
degradation of pulsed or RF performance is attributed to the presence of defects, deep levels
or traps located throughout the device structure. Fig. 2.18 shows a cross-section of a typical
AlGaN/GaN heterostructure and its critical regions where trapping centers are likely to occur.
Since the charge states of these deep levels do not respond to high frequency signals applied
to the device, electrons can get trapped in them [109]. The captured electrons reduce the sheet
electron density in the 2DEG channel, leading to a reduction in the drain current density.
Regarding the bulk trapping mechanisms, in [57, 85, 62] it was shown that a reduction of drain
current for operations at high drain biases can be attributed to deep traps in the AlGaN barrier and
the GaN buffer, respectively. Hot electrons can acquire enough energy to be injected or trapped
in both layers. On the one hand, structural defects were seen to be the cause of these traps. On
the other hand, the presence of carbon was found to be the origin of deep traps in the GaN buffer.
However, due to improvements in growth technology, buffer trapping effects seem to be not as
important as surface-related trapping mechanisms.
As discussed in detail in the last chapters, the Group III nitride materials have large polar-
ization constants which are the physical origin for a high-density 2DEG at the heterointerface.
Associated with such a strong polarization is a large negative fixed polarization charge at the
free (Al)GaN surface. However, in [45] it was shown that the existence of a polarization dipole
alone cannot account for such high-density 2DEG in the GaN buffer. Additionally, the structures
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Figure 2.18: Possible regions of traps in GaN-based heterostructures.
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as grown must have a certain amount of positive surface charges too, resulting from donor-like
surface states. It has been experimentally demonstrated that any kind of surface treatment affects
the sheet carrier density of the 2DEG, indicating the direct correlation between surface states
and the electrons in the channel. Especially the ungated regions have a very strong impact on the
2DEG characteristics.
In this context, the virtual gate model has been established [110]. It states that the reason
for current collapse is the charging of the surface, which can be seen as a second (virtual) gate,
mainly physically located in the gate-drain access region. Applying a large negative gate bias,
electrons can be injected from the gate into surface states and thus change the occupation of
the latter. Due to the accumulation of negative charges, the 2DEG channel is depleted and the
parasitic source and drain resistances are increased. In [65], this effect is experimentally demon-
strated by using scanning Kelvin probe microscopy (SKPM). With this technique, the drain cur-
rent and the change of the surface potential after stressing of the device have been measured
simultaneously. As a result, the drain current degradation is associated with a large change in
the surface potential, mainly near the drain side of the gate. This modification of the surface
potential is caused by a high electric field near the gate edge, which allows electrons to occupy
surface states.
Several investigations concerning the analysis of the trap energy levels responsible for the
drain current compression have been performed. It is assumed that a mixture of various trapping
centers exist in the device, but the major traps have been found to be in the range of 1.4 - 1.7 eV.
This is in good correlation with the above mentioned explanations concerning the formation of
the 2DEG at the AlGaN/GaN heterointerface. There, it was pointed out that the positive net
charge required for balancing the negative sheet carrier density in the 2DEG channel can be
provided by ionized donor-like surface states. In order to realize sheet carrier concentrations
of 1.5×1013 cm−2, surface donors must be located 1.65 eV below the AlGaN conduction band
edge [45]. So it becomes clear that the presence of such deep trap levels is associated with the
well-known current collapse effects characterized by slow transients with time constants of 1 s
and more.
Many efforts have been made to suppress these current collapse effects: surface passivation,
application of field plates and surface treatments with various kinds of wet chemicals and plasma-
based methods. It has been found that the RF power performance of GaN-based HFETs could
be improved dramatically after passivating the free surface with an appropriate dielectric layer
[14, 36]. This indicates that the surface plays an essential role in the device performance.
However, until today the real physical mechanisms responsible for mitigating current com-
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pression are not fully understood. Among other possible explanations, it is widely accepted that
a passivation reduces the surface trap density. In [110], the formation of a virtual gate and the
resulting drain current collapse can be effectively impeded by a surface passivation layer using
SiN. On the one hand, it is believed that Si is incorporated as a shallow donor replacing the
AlGaN donor-like surface states. On the other hand, the passivation layer buries the traps to
become inaccessible to electrons from the gate.
Many groups have observed an increase in drain current density after surface passivation.
This indicates that the 2DEG density is increased and, therefore, the net surface charge and the
AlGaN/GaN interface charge must have become less negative and less positive, respectively. As
a result, the researchers suggested that this phenomenom can be attributed to an increase in pos-
itive charges at the SiN/AlGaN interface [14, 36]. In [93], using a simple electrostatic model,
it has been shown that a SiN passivation layer can provide a charge-neutral interface with the
AlGaN barrier, virtually eliminating surface related depletion of the 2DEG channel. Regarding
all these models explaining the current collapse mechanism, it becomes clear that a surface pas-
sivation plays a crucial role in the transistor processing technology.
Gate leakage current and breakdown voltage
Schottky contacts deposited on AlGaN/GaN heterostructures suffer from detrimental leakage
current problems. Trap-assisted tunneling [54] and dislocation-related hopping transport [40]
have been proposed to be the leakage mechanisms. Additionally, many groups have observed an
increase in the gate leakage current after performing a surface passivation.
As shown above, without a passivation layer, the surface states adjacent to the drain-side edge
of the gate fill up with electrons, thus extending the depletion region width [110]. As a conse-
quence, the peak electric field which occurs at the edge of the gate contact is reduced, resulting
in an enhanced breakdown voltage. After surface passivation, the electric field lines peak at the
drain-side edge of the gate, thereby enhancing and reducing the gate leakage current and the
breakdown voltage, respectively [30]. There are two kinds of approaches in order to mitigate
these leakage currents. On the one hand, a thin dielectric layer is used for gate isolation. On the
other hand, an early passivation technique in combination with slant field plates was developed
[29].
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Since the first realization of an AlGaN/GaN-based HFET in 1993 by A. Khan [59], many re-
searchers have made a contribution to the successful development of this kind of transistors.
However, up to 2005, silicon LDMOS devices covered about 90% market share of high-power
RF amplification in the 2 GHz frequency range and higher. The remaining 10% market share
was addressed by GaAs pHEMT technology [5].
In the last couple of years, this distribution is on the way of being changed by the introduction
of wide bandgap materials and related RF devices such as SiC MESFETs and GaN-based HFETs.
For 2012, a 150 million $ market size is forecast for GaN-based devices. In particular, wireless
communication (BTS, WIMAX) and military applications will dominate demand, accounting for
80% of the total market [5].
In order to get a feeling for the technical situation of both the research and the commercial
side, this chapter summarizes the current state of GaN-based HFETs with respect to power per-
formance in different frequency regimes. As mentioned above, the need for high-power RF tran-
sistors is increasing steadily. More power in combination with an improved efficiency in nearly
all frequency bands are the driving force for the development of RF semiconductor devices.
Therefore, it is not surprising that GaN HFETs are attractive for wireless communication ap-
plications in the L and S frequency band (1-4 GHz). SEDI 1 demonstrated in 2007 an 800 W
AlGaN/GaN HFET grown on a s.i. SiC substrate with a linear gain of 14 dB and a high efficiency
of 50% over a frequency range of 2.9 - 3.3 GHz. The device operated at a 65 V drain bias voltage
under pulsed conditions with a low duty cycle [84].
Regarding electronic devices on silicon substrate, Nitronex announced in 2004 a 12 W/mm
AlGaN/GaN HFET [53].
At the C-band (4-8 GHz), mostly used for fixed-point wireless access, as well as for radar
applications, Oku et. al. reported in 2008 an AlGaN/GaN HFET with an excellent performance
of 140 W [91]. A low interface trap density is reached by using a special Cat-CVD technique
for SiN films. Fujitsu claims a GaN-based amplifier with an output power of 343 W. The same
1SUMITOMO ELECTRIC DEVICES INNOVATIONS, INC. formerly EUDYNA DEVICES INC.
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company demonstrated recently the first 100 W X-band (8-12 GHz) output amplifier with an
efficiency over 50%. In this frequency band, a higher resolution is used for weather radar and
aircraft control. Toshiba Corp. has developed an AlGaN/GaN HFET with a 23.04 mm periphery
exhibiting an output power over 81 W with a PAE of 34% under VDS = 30 V in a CW operating
condition at 9.5 GHz.
High-frequency K-band performance (12-40 GHz) has also been reported. At 30 GHz, an FET
with 0.36 mm gate width showed 1.48 W (4.1 W/mm) CW power with 25% PAE and 8.3 dB
linear gain [56]. Toshiba Corp. has developed a GaN power FET which achieves an output
power of 65.4 W at 14.5 GHz operating at a drain bias of 30 V. A survey of the state-of-the-art
transistor devices targeting even higher frequency ranges (> 40 GHz) can be found in [95].
All electronic devices mentioned above have one thing in common. They are all working as
normally-on transistors. However, in the meantime researchers have also realized GaN-based
HFETs with normally-off characteristics. A special technology is used to produce transistors
with a positive threshold voltage. Fujitsu claimed a device exhibiting a threshold voltage of
about +3 V and a current density of 829 mA/mm. Therefore, these devices have the potential to
be used in power supplies in order to cut the power consumption by electric equipment such as
IT hardware or home electronics.
It is noticeable that some of the data presented here were already published two or three years
ago. It can be assumed that it will become more and more difficult to improve device processing
technology resulting in an enhancement of the transistors power performance when approaching
theoretical limits.
In order to get an overview of GaN-based transistor devices which are now commercially
available, table 3.1 shows one selected device of the four leading companies. The devices picked
up here can be used as amplifiers for WiMAX applications.
The table clearly shows that only silicon and silicon carbide substrates have been established
to provide electronic devices based on Group III nitrides. Both different substrate types have
advantages and drawbacks. The main advantage of silicon is the relatively low price per wafer
Company Part Number Substrate Frequency Psat Psat Pout Gain PAE η IDS VDS[GHz] [dBm] [W] [W] [dBm] [%] [%] [mA] [V]
SEDI EGN26C070I2D Si 2.6 40.8 18 35 400
Nitronex NPT251000 Si 2.5 90 16.5 62 28
RFMD RF3934 SiC 2.1 50.8 120 >14 >65 440 48
CREE CGH27060f SiC 2.5 60 13 24 300 28
Table 3.1: Overview of the leading companies offering GaN-based amplifier devices for WiMAX
applications.
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area. However, although GaN-on-SiC devices are more expensive, their superior thermal and
electrical characteristics as well as their outstanding robustness and reliabilty seem to become
more and more interesting for industrial applications. Very interesting in this context is that
RFHIC, a Korean vendor of GaN-based wideband amplifiers, has converted their product line
and future direction to Cree’s GaN-on-SiC HFET technology [2]. Originally, they had built up
a joint venture with Cree’s neighbor Nitronex which produces transistors on silicon substrates.
Most likely, this turnaround was not unexpected, because the thermal degradation of GaN HFETs
using low thermal conductivity silicon as a substrate still seems to be an open issue.
The Canadian chip failure analysis expert MuAnalysis has investigated the performance of Ni-
tronex plastic-packaged 5 W and 18 W HFETs working at 3 GHz and 3.5 GHz, respectively [1].
They reported on instabilities of the devices to the point of teardown related to the low thermal
conductivity of the silicon substrate. Although these substrates have through-silicon-vias covered
with silver-filled epoxy adhesive on the transistor backside, the thermal management is still an
issue. This can be clearly seen by emission microscopy showing pronounced photoluminescent
spots, basically from the source side of the device.
Fig. 3.1 shows such an image when the drain and the gate is biased at VDS = 1 V and
VGS = 2 V, respectively. Using this quiescent bias point, a drain current of ID = 104 mA is
flowing through the device. This light emission is seen as a clear indicator of energy being lost
from the RF signal produced from the device.
Figure 3.1: Emission microscopy image of a GaN HFET on silicon substrate operated at VDS and
VGS of 1 V and 2 V, respectively. The drain current is 104 mA.
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process
A substantial part of the experimental work of this thesis was to create and establish a baseline
process for the realization of Group III nitride-based HFETs. Comparably to other semiconduc-
tor device processes, such a baseline process is sensitive to many parameters. Thus, each single
step has to be optimized and matched to the other steps of this process chain. Critical issues will
be addressed and analyzed in detail.
At the beginning of planning a baseline process, the design of an appropriate mask layout
for optical lithography plays a crucial role. It is important to combine the transistor require-
ments with the technological possibilities on site. Altogether, the transistor design consists of
five different mask levels representing the different process layers. Fig. 4.1 shows a base cell
which appears throughout the whole mask. Theoretically, a two-inch wafer could be processed.
However, the maximum wafer size processed was 1/4-two-inch wafer pieces. All devices are
characterized by a double-finger design with different total gate widths between 100µm, 200µm
and 500µm. Depending on the accuracy of the optical lithography, gate lengths of 0.7, 0.8 and
1 µm can be realized. Furthermore, the transistors differ with regard to the gate-source and the
gate-drain distance, respectively. In addition to the alignment markers, the lithography masks
have different areas for different test structures. Structures for Hall measurements, mesa isola-
tion verification, TLM measurements and junction diodes are available.
One of the major technical challenges when developing a transistor baseline process is the
realization of long-term stability of this process. The first baseline process including all single
steps was developed for AlGaN/GaN heterostructures on silicon substrates. However, in the
course of study, also HFETs on sapphire and silicon carbide-on-silicon (SICOI) substrates were
processed. At the end of this thesis, the established process was upgraded in order to realize
successful processing of AlInN/GaN HFETs on sapphire substrates. Due to differences in the
physical and chemical properties between AlGaN and AlInN, some steps of the baseline process
for both materials slightly differ in several parameters. This chapter describes the development
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Figure 4.1: Mask layout used for realizing GaN-based HFETs.
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and improvement of the process parameters enabling the realization of AlGaN/GaN HFETs. It is
important to take into consideration that the preliminary work, e.g. all photolithographic process
parameters, are not discussed here.
Fig. 4.2 shows an schematic overview of the process flow for realizing GaN-based transistor
devices. The process starts with the etching of a mesa structure (1), followed by forming the
ohmic contacts for source and drain access (2). After realizing the rectifying Schottky gate (3)
contact pads (4) are formed. These contact pads are necessary for measuring the I-V characteris-
tics using measurement probes. The last step of the process flow is the overall surface passivation
and the subsequent opening of the contact pads (5).
4.1 Mesa isolation
In order to separate different devices from each other, it is necessary to realize a high-resistive
area between those transistors. Additionally, one has to make sure that no parasitic conducting
connection between the source, drain and gate contacts deteriorates the operation of the device.
In semiconductor technology, two different methods for realizing such mesa structures have been
established. The first method called ion implantation uses highly energetic ions with a defined
energy and dose to form those high-resistive areas [76].
In this thesis, the method of reactive ion etching (RIE) was used to form the mesas. Prior to
etching, the active area of the transistor is protected with an approx. 3µm thick photoresist mask
(AZ 6632), which prevents possible plasma damage of the active device region. As the 2DEG
is located approx. 20-25 nm beneath the surface, the RIE process has to remove at least this
thickness. Our process was optimized to remove 100-150 nm of the semiconductor material. On
the way finding the optimized process parameters, some obstacles have to be overcome. First
of all, after the etching process, the protecting photoresist layer has to be removed without any
additional acid treatments. Since acid solvents are able to chemically react with the semicon-
ductor surface, only organic based solvents e.g. hot NMP (N-Methyl-2-pyrrolidon) have to be
used. Secondly, this process has to guarantee that the mesa structure has no negative edge pro-
file. A positive edge profile is necessary in order to ensure that the connection between the mesa
contacts and the pad contacts will not be disrupted. By changing the composition of the gases
as well as the applied RF power and the chamber pressure, an anisotropic etch process can be
achieved.
All experiments have been performed with a SENTECH RIE 591 chamber. Due to the strong
binding energies of the Group III nitrides, a process combining a physical and chemical compo-
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Figure 4.2: Overview of the key steps necessary for realizing a GaN-based HFET.
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nent was developed in order to remove the material from the semiconductor surface. As a starting
point for the experiments, we chose plasma chemistries for AlGaN/GaN RIE known from litera-
ture [16, 72]. These experiments were carried out using the gases BCl3 and Ar. Etch rates were
determined by measuring the (Al)GaN etched step heights using surface profilometry.
In order to establish a reproducible process exhibiting a moderate etching rate in the range of
10-15 nm/min, several tests with variations in gas ratios, chamber pressure, RF power and gas
flows were performed. Additionally, the possibility to remove the protecting photoresist without
acid solvents after plasma etching was examined. Hence, first experiments using a BCl3/Ar gas
mixture of 1:1 (10 sccm/ 10 sccm) were carried out in order to find out the maximum RF power
which can be applied. Fig. 4.3 illustrates the etch rate and the plasma DC bias as a function of
RIE power for 1 Pa BCl3/Ar plasmas. The etch rate is linearly dependent on the RF power. The
plasma produced an etch rate of 13 nm/min at 180 W. The corresponding DC bias is in the range
of -600 V. Even for a low RF power, e.g. 90 W, the DC bias is nearly -400 V. Since the DC bias
is responsible for the ion bombardment energy, it is not unexpected that the photoresist is also
etched away. This is not an issue because the selectivity of the photoresist with respect to GaN is
1:5. However, the heating of the photoresist associated with a chemical modification during the
etch process causes somes challenges for its removal.
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Figure 4.3: Etch rate of GaN and the DC bias as a function of applied RF power.
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Unfortunately, it was not possible to remove it with organic solvents only. Independently of the
applied RF power, residues could be observed after the etching process. Therefore, additional
process steps had to be introduced. This so-called ashing step is based on an oxygen plasma and
removes nearly half of the remaining photoresist. When using this post-etching step, the photore-
sist can be removed by organic solvents (NMP) only. Summarizing all experiments performed,
table 4.1 and 4.2 show the optimized process parameters for etching GaN.
Gas Pressure [Pa] Power [W] Flux [sccm] Time [min]
BCl3/Ar 1 180 10/10 8
Table 4.1: Optimized process parameters used for realizing the mesa structure.
Gas Pressure [Pa] Power [W] Flux [sccm] Time [min]
O2 20 100 10 5
Table 4.2: Optimized process parameters used for the ashing step.
A typical HFET structure contains an approximately 20-25 nm thick AlGaN top layer. This
means that the mesa etching process has to remove this layer first. Due to different binding
energies compared to pure GaN material, a different etching rate has to be expected. In order
to account for this issue, etching steps with thick AlxGa1−xN layers for different aluminium
concentrations (x = 23%, 29% and 38%) were performed. The plasma etching parameters for
these tests were the same as for the optimized GaN etching process shown in table 4.1. Fig.
4.4 shows the etching rate as a function of the etching time for different AlxGa1−xN samples in
comparison with a pure GaN structure. Etch rates of GaN were higher than those of AlGaN. As
expected, the etching rate depends on the aluminium concentration x. The higher the aluminium
concentration of the AlGaN layers, the lower is the etching rate. This can be explained by an
increasing binding energy for higher aluminium concentrations. However, these differences are
rather marginal. The selectivity between a GaN and an AlGaN structure with an aluminium con-
centration of x = 29% is about 1.25. This means that the plasma ecthing parameters which have
been optimized for etching GaN are also very suitable for etching AlGaN layers. Therefore, the
RIE parameters shown in table 4.1 and table 4.2 have become the standard settings for realizing
mesa structures in the device processing.
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Figure 4.4: Etching rate of AlGaN with different aluminium concentrations as a function of the
etching time. For comparison, the etch rate of GaN is also shown.
4.2 Ohmic contacts
The metal semiconductor contact behavior is an important issue in device design and transistor
performance. In order to guarantee best device performance, the ohmic contacts have to fulfill
some basic requirements. First, the ohmic contact resistance RC has to be as low as possible
in order to realize high maximum drain current densities. Furthermore, low contact resistances
provide higher extrinsic transconductances (see equation 2.20) and therefore operation at higher
frequencies could be realized. Secondly, the ohmic contacts must have a smooth surface mor-
phology in order to prevent alignment problems for further lithography steps. Last but not least,
the contacts must have a sufficient mechanical stability, especially for testing with measurement
probes.
Due to a strong chemical inertness of the Group III nitride semiconductors, it is more difficult
to realize an ohmic contact in comparison to any conventional III-V material system. Since the
first field effect transistor on the basis of a 2DEG in an AlGaN/GaN heterostructure was realized,
many researchers have steadily tried to improve these contact characteristics. Therefore, several
species of metals have been investigated [88, 47, 96].
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However, most of the studies have shown that the metals Ti and Al are indispensable in order
to guarantee low resistive ohmic contacts [69, 47, 23]. Thus, a titanium/aluminium (Ti/Al)-based
multilayer with diffusion barrier layers of either Molybdenum (Mo), Nickel (Ni), Platinum (Pt)
or Tantalum (Ta) followed by a gold (Au) cap layer is the most frequently applied ohmic contact
metallisation scheme used for AlGaN/GaN heterostructures. In a recent study, it was pointed out
that the ohmic contact mechanism after annealing is similar to the spike mechanism, which is
characteristic for ohmic contact formation in GaAs- and InP-based heterostructures. By forming
discrete TiN islands along threading dislocations, an intimate contact between metal and 2DEG
channel can be realized. Since these spikes could penetrate deeply into the GaN buffer, they
are also believed to be the reason for enhanced buffer leakage currents. In this thesis, we have
evaluated the suitability of both Mo and Ni as a diffusion barrier layer. Such a layer is important
in order to prevent the diffusion of Au into the Al layer, which can cause so-called purple plague.
However, not only the metals themselves but also the Ti/Al metal thickness ratio, annealing
temperature and annealing time have a strong influence on the contact properties. The benchmark
for a good ohmic contact is to be equal or lower than 1 Ωmm in contact resistance.
All experiments were performed using undopedGaN/Al0.26Ga0.74N/GaN heterostructures on
(111)-silicon substrates depicted in fig. 4.5. The first series of tests revealed that rapid thermal
annealing (RTA) of 60 s is the most favorable time in order to provide good ohmic contacts on Al-
GaN/GaN heterostructures. That is true for both Mo- and Ni-based metal stacks in a temperature
range between 800°C and 900°C. Based on this background knowledge, further experiments
were focused on the investigation of the influence of the annealing temperature and the Al/Ti
metal layer ratio on the contact performance.
Si (111)
AlN
AlGaN  26%
GaN
1 nm
17 nm
1 µm
GaN 2 nm
Ti
Al
Ni/Mo
Au
Figure 4.5: Cross section of the AlGaN/GaN heterostructure for the investigation of ohmic con-
tact formation. Also shown is the structure of the metal layer stack.
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Fig. 4.6 shows both contact and sheet resistance for a layer stack with two different Al/Ti
ratios as a function of annealing temperature. Independently of the Al/Ti ratio, the temperature
required for realizing contact resistances lower than 1 Ωmm has to be at least 850°C. At this tem-
perature the metallization stack with an Al/Ti ratio of 6.7 exhibits a contact resistance of approx.
0.4Ωmm, which is half of that for the lower Al/Ti ratio. Applying higher temperatures reveals
a slightly decreasing and a slightly increasing contact resistance for the ratios of Al/Ti = 6.7 and
Al/Ti = 4.0, respectively.
However, increasing the annealing temperature above 850°C dramatically degrades the 2DEG
resulting in a strong increase in the sheet resistance, especially for an Al/Ti ratio of 6.7. This
degradation has to be avoided because the sheet resistance itself contributes to the source and
drain resistance. Regarding a typical device with a gate width of 100 µm, a source-drain spacing
of 2 µm, a contact resistance of 0.4 Ωmm and a sheet resistance of 300 Ω/sq, the source resis-
tance is given by equation 2.18 as RS = 4Ω + 6Ω. This means that about 60% of the source
resistance RS is contributed by the sheet resistance RSH.
Therefore, a tradeoff between a low contact resistance and a stable sheet resistance has to be
made. As a consequence, an annealing temperature of 850°C and an Al/Ti ratio of 6.7 is the best
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Figure 4.6: Sheet resistance RSH and contact resistance RC as a function of the annealing tem-
perature for different Ti/Al metal ratios.
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choice for a metal stack using Mo as a diffusion barrier layer.
As mentioned above, Mo is only one metal preventing the interdiffuson between Al and Au.
A frequently used alternative metal is Ni. We also investigated the influence of this metal in
terms of contact resistance and surface morphology. Therefore, the optimized Al/Ti ratio of 6.7
is left constant and we only replaced the Mo layer by a Ni layer. Fig. 4.7 shows the contact
and sheet resistance of the two different metal stacks as a function of the annealing temperature.
The Ni-based contacts are characterized by a nearly constant contact resistance (1Ωmm) over a
wide temperature range. However, the contact resistance is more than twice the resistance using
a Mo-based metal stack. Moreover, at 850°C both samples exhibit the same sheet resistance
of approx. 400Ω/sq. Taking into account the discussed results, the metal stack using Mo as a
diffusion barrier layer is more suitable for providing the formation of TiN islands resulting in
low ohmic contact resistances. This is in total agreement with the observed surface morphology
of the samples after the annealing step, shown in fig. 4.8 and fig. 4.9. In contrast to the Ni-based
contacts which reveal some big bubbles, the surface of the Mo-based contacts is much smoother.
As stated before, smooth contacts are necessary for later processing steps, e.g. electron beam
lithography.
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Figure 4.8: Ti/Al/Ni/Au metal layer stack annealed at 825°C for 30 s.
Figure 4.9: Ti/Al/Mo/Au metal layer stack annealed at 825°C for 30 s.
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With regard to the contact resistance, the sheet resistance and the surface morphology, the
optimized metal stack consisted of a Ti (15 nm)/Al (100 nm)/Mo (40 nm)/Au (50 nm) multilayer
scheme. Thermal annealing for 60 s at 850°C yielded contact resistances of 0.4Ωmm, which
fulfilled requirements for good ohmic contacts.
The first transistor devices on AlGaN/GaN heterostructures were processed using these op-
timized parameters for the ohmic contact formation. In the course of this study, two essential
modifications of the RTA process were introduced. First, the flow of the purging gas N2 was
doubled and the time of the flow was extended to 10 min before the wafer heating began. Addi-
tionally, the exhaust gas was conducted through a bubbler filled with a special PFPE (Perflour-
polyether) lubricant. Both procedures prevent the incorporation of impurities and even oxygen
back-flow during contact annealing. As a consequence, the annealing temperature providing both
low contact resistance and stable sheet resistance, could be reduced to 825° C. Additionally, this
refinement contributed to a reliable and stable process for the ohmic contact formation.
In order to prove the long-term stability, the variability chart in fig. 4.10 shows extracted
contact resistances as a function of the process number. This is a running number which is
allocated at the beginning of each test series. These data shown here stem from a period of 18
month. They clearly demonstrate that the process is able to provide contact resistances lower
than 1Ω mm. However, it must be pointed out that the process statistics are characterized by a
sinusoidal oscillation.
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Figure 4.10: Extracted contact resistance as a function of the process number. The span of time
is 18 month.
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4.3 Schottky contacts
Rectifying metal semiconductor contacts, also referred to as Schottky contacts, are used for
the gate electrodes in field effect transistor devices. These contacts have to fulfill some basic
requirements. On the one hand, good adhesion properties and a low resistivity in the metal film
have to be guaranteed. On the other hand, a high Schottky barrier height (SBH) associated with a
low reverse leakage current is an essential condition for high-power radio frequency applications.
In this thesis, leakage current is defined as any current flow into or out of an electrode of a device
when the device is biased in the off-state.
The commonly used metal stack for Schottky diodes in AlGaN/GaN HFETs is a Ni/Au metal-
lization [52, 12, 11]. Compared to other metals like Ti or Pd, Ni exhibits the highest metal work
function on (Al)GaN layers of about 5.15 eV. The electron affinity of AlxGa1−xN decreases with
an increasing Al concentration [94]. Therefore, the SBH of a metal on (Al)GaN should increase
with an increasing Al concentration of the barrier layer.
However, this is only half of the truth. Compared with transistors based on AlGaAs/GaAs
heterostructures, the Group III nitride based HFETs exhibit undesirably high reverse gate leakage
currents. An excessive reverse gate leakage current not only deteriorates the breakdown voltage,
but also reduces efficiency and reliability of the transistors. Despite of numerous investigations,
the mechanisms are not yet fully understood. Considering the different theories explaining the
transport mechanisms of the leakage current, there is evidence that this phenomenon is related
to the (Al)GaN surface itself and also to traps in the barrier layer. In [40, 41], a thin surface
barrier (TSB) model is suggested. A high density of shallow donors existing near the (Al)GaN
interface gives rise to form a thin surface barrier region reducing the Schottky barrier width and
thus causing thermionic field emission (TFE) and field emission (FE) to be the dominant current
transport mechanisms. However, another group suggested that leakage current is carried by
shallow traps near the metal/AlGaN surface [54]. All possible explanations clearly indicate that
reverse leakage current is not merely dependent on the metal layer stack but rather sensitive to
several processing conditions. Surface cleaning prior to metal deposition and also post-annealing
after gate formation are two possibilities in order to reduce detrimental leakage current. In this
thesis, only the well-established Ni/Au metal stack was used. Intensive studies were performed
to investigate the influence of a surface pre-treatment using different types of plamas on the
rectifying properties.
Undoped Al0.26Ga0.74N/GaN heterostructures capped with a thin GaN layer (approx. 2 nm)
were used for this study (fig. 4.5). The standard baseline process was applied in order to form
both mesa structures and ohmic contacts. Prior to the deposition of circular Ni/Au Schottky con-
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tacts, the surface was etched using RIE with three different plasmas (BCl3/Ar, SF6, O2) at three
different self-bias voltages (- 100 V, - 200 V, - 400 V) for 60 s. In order to make the results com-
parable, one sample was processed without receiving any surface treatment. I-V characteristics
at room temperature (RT) were measured with a HP4155 A semiconductor parameter analyzer.
The fabricated devices were consecutively annealed at various temperatures for 15 min in an N2
atmosphere. After each temperature treatment, I-V characteristics were measured again.
Both fig. 4.11 and fig. 4.12 show the J-V characteristics of the diodes after different surface
treatments immediately after this treatment and after thermal annealing at 440°C, respectively.
For all three types of plasmas, the trend is a decreasing leakage current for increasing DC plasma
self-bias. However, BCl3/Ar-etched diodes exhibit the largest leakage current independently of
the plasma self-bias. As the BCl3/Ar plasma is the only process with a significant GaN etch rate
at these conditions, it could be assumed that the effect is related to the process of etching away
the GaN-cap and that this possibly lowers the effective barrier height.
Thermal annealing at 440°C was found to reduce the leakage current of all plasma-treated
devices, whereas no noteworthy influence could be observed on the unetched sample. The
BCl3/Ar-etched sample systematically exhibits the highest leakage current density due to the
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Figure 4.11: Room temperature J-V characteristics of the diodes for different plasma processes
at a DC plasma self-biases of -100 V, -200 V and -400 V.
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Figure 4.12: Room temperature J-V characteristics of the diodes for different plasma processes
at a DC plasma self-biases of -100 V, -200 V and -400 V after annealing at 440°C.
damage of the (Al)GaN surface and the lower SBH. The forward-biased curves were analyzed
assuming an effective Richardson constant A⋆ for Al0.26Ga0.74N to be 30.46. The values of ΦB
and n were determined from the intercept and the slope of log(J) versus V and are shown in fig.
4.13. It becomes clear that the pre-metallization processes have a great influence on the surface
conditions, as reflected in the SBH and ideality factor. In agreement with the reverse current
behavior, the BCl3/Ar-treated sample exhibits the lowest barrier height. The other processes
lead to similar results as the untreated case, indicating that the choice of chemistry may not be
the driving force, as long as no significant etching (or oxidation) occurs. Thermal annealing at
400 - 450°C typically increases SBH and decreases the ideality factor of all samples to nearly
similar values. For self-bias voltages above -200 V, the lower barrier heights and higher ideality
factors compared to lower self-biases are observed even after the annealing process indicating
irreversible damage induced by the plasma treatment. It has to be mentioned that these results
are only a small part of the investigations of the contact characteristics. However, they show a
representative trend of the behavior of Schottky diodes which have undergone a pre-treatment of
the surface and an annealing procedure. A detailed analysis of all etching and thermal treatment
investigations can be found in [111].
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Figure 4.13: Extracted values n and Φ of the forward-biased J-V curves as a function of different
plasma treatments and thermal annealing temperatures.
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4.4 Surface passivation
In recent years, continuous improvements have been achieved in the field of material quality
and device processing technology. However, one of the major technological challenges is the
transistor performance degradation at high frequencies and under high bias stress. As a conse-
quence, the maximum output power density is much lower than predicted from static DC I-V
characteristics (see 2.4.7). This phenomenon is usually referred to as dispersion effect, current
slump or current collapse. As also shown in the theoretical part, today it is widely accepted that
two mechanisms are responsible for this behavior. On the one hand, trapping of hot electrons in
either the GaN buffer or the AlGaN barrier layer is considered as a source of transistor dispersion
[19, 20]. On the other hand, trapping effects caused by surface states are the reason for device
degradation [110, 65, 116].
It has been found that the RF power performance of GaN-based HFETs could be improved dra-
matically after passivating the free surface with an appropriate dielectric layer [14, 36]. However,
after the passivation of the surface, an increase in gate leakage current is commonly observed
[13, 14, 102, 68]. As shown in 2.4.7, an increased gate leakage current significantly reduces the
maximum breakdown voltage and therefore the drain-source voltage swing, which obviously is
detrimental for operation in the high-power regime. Thus, a high-quality passivation layer has
to fulfill both the mitigation of current dispersion effects and the guarantee of low gate leakage
currents.
Plasma-enhanced chemical vapour deposition (PECVD) is a standard technique applied for a
successful SiN passivation of (Al)GaN surfaces. These thin amorphous films can be obtained
from a silane (SiH4)-and nitrogen-containing gas mixture. NH3 (ammonia) and pure nitro-
gen (N2) are commonly used for this mixture. In the case of an ammonia-based process, the
SiH4/NH3 ratio is 1/3 - 1/4, stoichiometric Si3N4 can be deposited. Normally, the material tends
to be non-stoichiometric and the hydrogen concentration can reach up to 30 at.% [100]. Due
to this chemical composition, nitride films grown by PECVD are designated as SiNxHy, with x
indicating the N/Si ratio. To simplify matters, in this thesis, the usual designation SiN is used.
SiN films with high hydrogen content are believed to have some drawbacks with regard to
the passivation reliability [75, 44, 89]. Hydrogen could migrate into the GaN buffer or the gate
metallization resulting in a reduced device performance. In order to investigate the influence of
a high hydrogen content in these films used as a passivant for AlGaN/GaN HFETs, the baseline
PECVD process was developed for two different precursor gas mixtures.
All experiments were performed with an Oxford Plasmalab 80 Plus PECVD system. The
starting point for this study was to define a quality criterion for the deposited SiN films. From
48
4.4 Surface passivation
silicon technology it is widely known that a high-quality SiN layer deposited by PECVD is
characterized by a refractive index of 2.0 [117]. Thus, the aim of both PECVD processes was the
deposition of SiN films with equivalent optical characteristics, i.e. a refractive index of 2.0 ± 0.2.
Additionally, the thickness of the passivation layer plays an important role. In [17], it was shown
that the effect of the SiN passivation on the reduction of current collapse reveals some kind of
saturation characteristics. This means that from a certain layer thickness of about 90-100 nm no
further improvement in the passivation characteristics could be observed. Therefore, the second
aim was to realize SiN films with thicknesses in the range of 100-120 nm.
Depending on the deposition temperature, the gas composition and the total chamber pressure,
the refractive index n and the thickness d of the films were optimized in various test series. The
test films were deposited on monocrystalline silicon wafers. Both, layer thickness and refrac-
tive index, were measured using single-wavelength ellipsometry and employing monochromatic
He-Ne laser light of 633 nm. Tables 4.3 and 4.4 show the final parameters for both PECVD pro-
cesses, providing an optical constant and a layer thickness of 2.0 ±0.2 and 120 nm, respectively.
After such a passivation layer was deposited on a real transistor device structure, it was nec-
essary to apply an additional etching step in order to open the pad contacts. However, this step
is not as problematic as the mesa etching step. A few test series using CF4 in the RIE chamber
showed sufficient results to remove the passivation layer.
In order to work out different effects on the device performance associated with the two dif-
ferent SiN layers, transistors were tested in terms of static and pulsed I-V characteristics. Addi-
tionally, large-signal characterizations were performed. The investigated sample is a heterostruc-
ture on (111)-oriented silicon substrate grown on an AIXTRON MOCVD planetary reactor. As
shown in fig. 4.14, it consists of a 900 nm thick GaN buffer layer, followed by a 1 nm thick AlN
spike and, finally, a 17 nm thick AlGaN barrier with an aluminium concentration of 25%. This
sample was processed to the point of the pad contacts. After a full stationary and pulsed DC
characterization, the wafer was cleaved into two parts. One part was passivated using NH3 as a
SiH4 (2%) [sccm] NH3 [sccm] Pressure [Pa] Temperature [°C] Power [W] Time [min]
980 20 133.3 300 8 10
Table 4.3: Process parameters used for the ammonia-based PECVD SiN surface passivation.
SiH4 (2%) [sccm] N2 [sccm] Pressure [Pa] Temperature [°C] Power [W] Time [min]
65 900 80 330 12 17
Table 4.4: Process parameters used for the nitrogen-based PECVD SiN surface passivation.
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Figure 4.14: Investigated AlGaN/GaN heterostructure on silicon substrate.
precursor for a SiN layer and the other part was deposited with a surface passivation layer using
N2 as a precursor.
TLM and Hall measurements of the unpassivated transistors reveal a contact resistance of
(0.7 ± 0.1) Ωmm, an electron mobility of (1762± 37) cm2/Vs and a sheet carrier concentration
of (1 ± 0.1) ×1013 cm−2, respectively. The GaN buffer layer shows high resistivity which could
be demonstrated by mesa isolation measurements resulting in leakage currents in the range of
10−6 mA/mm for an inter-mesa spacing of 4 µm.
4.4.1 DC characterization
Several similar transistors were measured before and after the passivation. From their transfer
characteristics, drain current density, maximum transconductance, threshold voltage and gate
leakage current have been extracted. The forward-biased gate-source diode curves were analyzed
using equation 2.7 and the SBH was determined from the intercept of log(I) versus V.
In fig. 4.15, all extracted parameters are shown in variability charts. They are very helpful to
study how a measurement value varies across categories, i.e. before and after surface passivation.
Along with the data, one can view the mean value and the range in each category. Fig. 4.15 (a)
and (b) show the drain current density at VGS = 1 V and the maximum transconductance gm
before and after passivation. Independently of the SiN process, both the maximum drain current
and the maximum transconductance could be enhanced considerably. These improvements are
correlated with the reduction of the source and the drain resistances RS and RD, caused by the
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passivation of the ungated regions between the gate-drain and the gate-source, respectively.
Fig. 4.15 (c) shows the trend of the threshold voltage Vth after passivation. As clearly can be
seen, a decrease in Vth for both types of SiN layers can be observed. For the N2-based process, a
reduction of approx. 90 mV could be observed. A much more pronounced reduction of approx.
260 mV can be extracted for the NH3-based process. This behavior is quite interesting. As the
threshold voltage is only related to the intrinsic transistor, a change of this parameter can only
be caused by a change beneath the gate contact. Based on the simple charge control model and
combining equations 2.5 and 2.9, the threshold voltage Vth can be expressed as a function of the
sheet charge density ns or of the polarization charge σpol:
Vth = ΦB +
EF −∆EC
e
−
d
ǫ0ǫr
·σpol (4.1)
On the reasonable assumptions that neither the conduction band offset ∆EC nor the barrier
layer thickness d were changed after the passivation, the SBH and the polarization charge are the
parameters of interest.
The polarization charge is difficult to access whereas the SBHs can be extracted from the gate-
source diode characteristics. Fig. 4.15 (d) shows that both passivation layers lead to a minor
reduction of the SBH. After the passivation, a reduction of 65 mV and 30 mV for the N2-based
and the NH3-based layers, respectively, could be observed. This trend clearly correlates with the
observation of a decreasing threshold voltage after performing the passivation process. In case
of the N2-based SiN layer, the reduced SBH nearly accounts for the measured reduction of the
threshold voltage Vth. However, regarding the NH3-based process, the small change of the 30
mV of the SBH cannot completely explain the reduction of the threshold voltage of approx. 260
mV. Therefore, other physical mechanisms must account for this shift in the threshold voltage.
One possible explanation could be an additional charge, e.g. an increase in the polarization
charge. Two different theories about this change have been discussed in literature. In [49, 67], it
is stated that the SiN passivation layer causes tensile stress which could increase the sheet carrier
density at the heterointerface due to an increase of the piezoelectric polariaztion in the barrier
layer.
Usually, however, the change of the stress-induced sheet charge density is in the range of
1.5 ×1011 cm−2 for approx. 100 nm thick SiN layers. Compared to the inherent sheet charge
density of approx. 0.5 - 1.0×1012 cm−2 for AlGaN/GaN HFETs with aluminium concentrations
of 20 - 25%, it is rather doubtful that this additional strain alone can account for the shift in Vth.
Another possible explanation can be found in [32] stating that the shift in Vth is caused by a
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Figure 4.15: Variability charts of the drain current density (a), transconductance (b), threshold
voltage (c), SBH (d) and gate leakage current (e) before and after different SiN
passivation.
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charge redistribution in the heterostructure after the passivation process.
In any case, the observed reduction of the SBH after performing the passivation process is quite
astonishing and opposite to the results of the gate annealing tests during the development of the
baseline process. As the PECVD processes are performed at temperatures of 300°C and 330°C
for the NH3-based process and the N2-based process, respectively, one would expect a slight
enhancement of the SBH. Unfortunately, the reason for this behavior could not be completely
explained. When regarding the experiments and the results of other groups presented in several
papers, a decreasing threshold voltage after the surface passivation is reported in nearly all cases
[36, 18, 74]. It is quite conspicuous that the shift of the threshold voltage towards negative values
is always associated with SiN as a passivation layer. Consistently with this observation, there is
only one group of researchers reporting an increasing Vth after using polyimide-based films as a
passivation layer [39].
A very important issue of a transistor operating in the high-power and high-frequency regime
is to minimize the gate leakage current. This detrimental current is observed to increase after
the SiN surface passivation. As can be seen in fig. 4.15 (e), this behavior is also observable
in both passivation layers used in this study. Irrespectively of the mode of process, the gate
leakage current of the transistors is increased by about two orders of magnitude after passivation.
Although several researchers have investigated this phenomenon in detail, the mechanism is not
fully understood at present. However, in [103] a special measurement technique was used to
seperate between possible components, i.e. surface and bulk (AlGaN) contributions to the gate
leakage current. The study has revealed that the main leakage current occurs through the AlGaN
layer.
There are two different approaches in order to suppress this detrimental leakage inherent in
AlGaN/GaN HFETs. On the one hand, various dielectric materials have been tested as an insu-
lator under the gate. On the other hand, a variation in the process technology seems to be very
promising, not only with regard to the reduction of the gate leakage current [14, 30]. In this case
the passivation is performed before the gates are processed. As a consequence, the trenches as
defined by the gate lithography are etched in the passivation layer. Both of these approaches
were also investigated in this thesis and will be discussed in chapters 5.2 and 5.3.
As a metric for establishing the effectiveness of the surface passivation, pulsed I-V measure-
ments have been performed. In this method, the drain current response to a pulsed gate-source
and drain-source voltage is measured. Therefore, the output characteristics were measured ap-
plying pulses of 1.8 µs and a duty cycle of 0.18%. The current dispersion effects were visualized
by comparing the results obtained pulsing from the origin (VDS = VGS = 0 V) to those pulsing
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from a Class B type of quiescent bias point (VGS = 1.25× Vth and VDS = 10 V, 15 V, and 20 V).
Figures 4.16 and 4.17 show the output characteristics of two devices passivated with the two
different SiN processes. In both cases, the positive influence of the surface passivation layer is
clearly demonstrated. In this thesis, a benchmark indicating the efficiency of a passivation layer
is the ratio IB/I0. IB characterizes the drain current measured at a special point at the I-V plane
pulsed from a Class B quiescent bias point, whereas I0 represents the current measured at the
same point when pulsing from the origin.
Analyzing this ratio at VGS = 1 V and VDS = 20 V, it can be shown that the available drain
current density after the N2-based and the NH3-based passivation will be 95% and 90%, respec-
tively.
This result demonstrates the effectiveness of a SiN surface passivation in mitigating the surface-
related trapping effects in AlGaN/GaN HFETs. However, using an N2-based PECVD process,
the suppression of trapping effects seems to be more effective. This can also be seen in the on-
resistances Ron, which are slightly lower and less dependent on the applied quiescent bias point.
As a consequence, the knee-voltage walkout is also reduced, which is a promising precondition
for realizing a high output power in the RF regime. The physical reason for the slightly improved
drain current response of the transistor passivated with SiN using the N2-based process instead
of the NH3 based process is not quite clear, however, it can be suggested that this improvement
is due to an increase in positive charge at the SiN/AlGaN interface, resulting in an increase of
the carrier density in the channel.
All positive impacts of both passivation layers on the DC characteristics must be proven in
practical applications, that is to say, the transistor has to be working as an amplifier in the RF
regime. Therefore, load-pull measurements at 2.14 GHz were performed.
4.4.2 Large-signal characterization
Prior to a detailed discussion, we will assess the RF power which can be expected from the mea-
sured DC characteristics. For a sinusoidal drain and voltage waveform, the maximum RF power
delivered to the load is given by equation 2.26. Taking into account a maximum drain current
density of 800 mA/mm, a breakdown voltage and knee voltage of 50 V and 5 V, respectively, our
devices should be able to deliver approx. 4.5 W/mm.
All load-pull measurements are being performed in a class AB type of quiescent bias point
at which 10% of the saturated drain current ID,sat is flowing through the device. As discussed
in the theoretical part, this kind of operation is a trade-off between maximum output power and
maximum drain efficiency. In order to receive the maximum possible microwave output power
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Figure 4.16: Pulsed output characteristics for different quiescent bias points. The transistor is
passivated using NH3 as precursor.
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Figure 4.17: Pulsed output characteristics for different quiescent bias points. The transistor is
passivated using N2 as precursor.
55
4 Development of an HFET baseline process
from an active device, a specific load impedance has to be presented at the output device plane.
Usually, the load impedance corresponding to the maximum output power is not the same as the
one corresponding to the maximum drain efficiency. For all load-pull measurements, our devices
have been matched for maximum output power.
After matching the transistors, power sweeps were performed at varying drain biases of 20 V
and 25 V. Fig. 4.18 and 4.19 show the power sweeps for a drain-source voltage of 25 V at
2.14 GHz for both types of SiN passivation layers. The device passivated with an NH3-based
SiN layer exhibits an output power density and a PAE of 2 W/mm and 26%, respectively. Under
the same conditions, the device passivated with an N2-based SiN layer has a slightly reduced
output power density and a PAE of 1.7 W/mm and 24%, respectively.
It is worth mentioning that even 2 W/mm is less than half of the theoretically expected value
of 4.5 W/mm. This discrepancy will increase if we consider the fact that the extracted value of
2 W/mm originates from the overdriven amplifier regime. Thus, regarding equation 2.27, one
theoretically should expect a power density of 1.62 × 4.5 W/mm = 7.3 W/mm.
These results show that the SiN passivation layers can only partially mitigate current dispersion
effects. Additionally, it does not seem to be important if the SiN is realized with or without
ammonia as precursor. However, lifetime and reliabilty tests still have to be performed in order
to monitor the long-term stabilty of these passivation films. It cannot be excluded that the above
mentioned possible migration of hydrogen will cause some problems at later times.
During the history and development of AlGaN/GaN HFETs, the discrepancy between the
output power expected from the DC characteristics and extracted from load-pull measurements
was always observed. A breakthrough was achieved after the introduction of a field-plated gate
structure, which can be seen as a key element in effectively reducing current dispersion effects
[10, 118]. On the one hand, such a metal plate reduces the peak electric field at the gate edge
resulting in a lower electron injection into surface and/or bulk traps [30]. On the other hand, the
gate-drain breakdown voltage can be increased. Therefore, it is not unexpected that our devices
are still characterized by dispersion effects.
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Figure 4.18: Power sweep measurement at a supply voltage of 25 V performed under class AB
condition. The transistor is passivated using NH3 as a precursor.
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Figure 4.19: Power sweep measurement at a supply voltage of 25 V performed under class AB
condition. The transistor is passivated using N2 as a precursor.
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5.1 Variation of the aluminium concentration in the
AlGaN barrier layer
As described in chapter 2, the sheet carrier concentration of the 2DEG located at the heterointer-
face strongly depends on the aluminium concentration of the AlGaN layer. Therefore, it is very
interesting to investigate the influence of different aluminium concentrations on the electrical
characteristics of AlGaN/GaN HFETs. Nominally undoped transistor structures with three dif-
ferent Al concentrations (x = 24%, x = 26% and x = 31%) in the AlGaN barrier were processed
and measured on-wafer with respect to their DC and small-signal RF properties. Furthermore,
the influence of a NH3-based SiN surface passivation was investigated. All samples were grown
in AIXTRON metalorganic vapor phase epitaxy (MOVPE) reactors on 2" Si (111) substrates.
Fig. 5.1 shows the structure of the investigated samples.
The Al concentration was determined by HRXRD (high resolution X-ray diffraction) using
Si (111)
AlGaN
AlGaN (~24, 26, 31%)
GaN
20 nm
300 nm
600 nm
AlN 7.5 nm
GaN 130 nm
AlN
Figure 5.1: Investigated AlGaN/GaN heterostructure on silicicon substrate with three different
Al concentrations.
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thick (≈ 650 nm) AlGaN layers, grown with the same parameters as the barrier layers of the
HFET structures. Additionally, ex-situ reflectance spectroscopy and RBS (Rutherford backscat-
tering spectroscopy) were performed. The AlGaN barrier thickness was extracted by C-V mea-
surements. Hall Effect measurements were carried out at 300 K using the van der Pauw config-
uration.
All devices discussed here have gate lengths of Lg = 1µm and gate widths ofWg = 2×50µm.
The source-drain distance LSD is 3µm and the gates are centered between source and drain.
5.1.1 Transport properties
In table 5.1, the values of the Hall measurements at room temperature are summarized. As ex-
pected, an increase of the aluminium mole fraction in the AlGaN barrier gives rise to an enhanced
2DEG sheet carrier concentration. Fig. 5.2 shows the trend of the sheet carrier density nS versus
aluminium concentration in comparison with the theoretically predicted trend calculated using
equation 2.5. The 2DEG density is linearly proportional to the aluminium mole fraction, and
the slopes of the experimental and the theoretical dependence are 6.1 × 1013 cm−2/(Al%) and
5.0 × 1013 cm−2/(Al%), respectively. Taking the standard errors of the mean values extracted
from the experimental data into consideration, it can be seen that both slopes are nearly identi-
cal. This shows that the experimentally observed trend appears in very good agreement with the
theoretically predicted trend.
However, the absolute nS values for all aluminium concentrations are significantly lower than
expected. Either partial relaxation of the AlGaN barrier or defect-related traps may be the cause.
Furthermore, a high dislocation density (≈ 109 cm−2) associated with GaN growth on Si may
be a reason for reduced sheet carrier concentration. Last but not least, the tensile strain in the
GaN buffer could lead to an enhanced relaxation of the AlGaN barrier compared to transistor
Al concentration µ nS RS µ× nS
[%] [cm2/(Vs)] [×1012cm−2] [Ω ] [×1015/(Vs)]
24 990 3.0 2160 2.97
26 1030 4.6 1340 4.74
31 1250 7.4 680 9.25
Table 5.1: 2DEG densities and electron mobilities of AlxGa1−xN/GaN HFET structures
(x = 24%, x = 26%, x = 31%) measured by Hall Effect at room temperature using
the van der Pauw configuration.
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Figure 5.2: Experimentally extracted and theoretically calculated sheet carrier concentrations for
AlGaN/GaN heterostructures on silicicon substrate with three different Al concentra-
tions and a barrier layer thickness of 20 nm.
structures grown on sapphire or SiC substrates. Thus, the 2DEG carrier concentration is lowered
due to a reduced piezoelectric polarization (equation 2.4).
5.1.2 DC characterization
Fig. 5.3 shows typical transfer characteristics and transconductance values of passivated HFETs
with three different aluminium concentrations at a drain-source bias of VDS = 10V. As ex-
pected, the current flowing in the devices depends strongly on the aluminium concentration
of the AlxGa1−xN barrier layer. For the Al0.31Ga0.69N device, a saturation current density of
660 mA/mm at VGS = 2 V and a peak transconductance of 180 mS/mm were measured.
Associated with an increased 2DEG carrier density, a decrease in threshold voltage Vth to
more negative values could be observed. Using equation 2.9 and assuming that no intrinsic gate
voltage is applied, Vth can be expressed as:
Vth = −
ns(xAl) · q · d
ǫ0 · ǫr(xAl)
(5.1)
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Figure 5.3: Transfer characteristics and transconductances of passivated AlxGa1−xN/GaN
HFET structures (x = 0.24, x = 0.26, x = 0.31) at a drain-source bias of VDS = 10 V.
Due to the fact that the dielectric constant ǫr(xAl) is nearly the same for the three different Al
concentrations (see appendix), the threshold voltage is linearly proportional to the sheet carrier
concentration ns. The ratio ns(x = 31%)/ns(x = 26%) and the ratio Vth(x = 31%)/Vth(x = 26%)
are identical, namely 1.6. This means, that the trend in threshold voltage correlates well with the
trend in sheet carrier concentration. However, the sample with the lowest aluminium concentra-
tion (x = 24%) gets out of the line. The extracted threshold voltage of Vth = −0.01V does not
correlate to the extracted sheet carrier concentration.
An increase of the transconductance gm as a function of Al content has also been observed and
is in good correlation with the increase of 2DEG mobility and ns at higher Al concentration (see
equation 2.15).
Independently of the Al concentration, the HFETs revealed good pinch-off behavior indicating
the good insulating properties of the GaN buffer on silicon. However, the subthreshold behavior
is dominated by the gate diode characteristics as illustrated in Fig. 5.4, which shows both the
drain current and the gate current as a function of reverse gate bias in a semilogarithmic scale.
Although the Schottky barrier height should increase with rising Al concentration [9], the low-
est leakage current is observed for the sample with x = 0.24. This trend may be attributed to
structural defects in the AlGaN barrier layer, which appear to be more pronounced at higher alu-
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Figure 5.4: Gate current and drain current as function of reverse gate bias for AlxGa1−xN/GaN
HEMTs (x = 0.24, x = 0.26, x = 0.31) at drain bias VDS = 10 V.
minium content. In [87], AlGaN/GaN HFETs with different aluminium concentrations grown on
sapphire substrates were investiagted. It was found that an increase in the gate leakage current
is due to the degradation of the surface quality of AlGaN layers with increasing aluminium mole
fractions. In the same paper, an increase in the root mean square (RMS) roughness of AlGaN
layers with aluminium concentration were observed. All these observation are in good agreement
with [103], in which an increase in gate leakage current was found to be dominated by leakage
through the AlGaN barrier.
5.1.3 Small-signal characterization
Small-signal on-wafer characterization were performed. The current gain cut-off frequency fT is
extracted from |h21|, whereas the maximum frequency of oscillation fmax is determined from the
Maximum Unilateral Gain (MUG). Fig. 5.5 shows stationary fT and fmax values for passivated
HFETs as a function of the gate-source voltage from the threshold voltage Vth to zero bias.
Both parameters increase with an increasing Al concentration. This is in good correlation with
an increasing transconductance gm for higher aluminium concentrations.
For a device with x = 31%, fT and fmax values of up to 7 GHz and 9 GHz, respectively, could
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Figure 5.5: Stationary fT and fmax values as a function of gate voltage from threshold voltage to
zero bias at VDS = 10V.
be extracted. Under pulsed conditions, slightly improved values are measured, due to reduced
self-heating of the devices. It is worth mentioning that, independently of the Al concentration,
fmax/fT ratios near unity are observed. This behavior is not unfamiliar and can be attributed to
a parasitic conductivity of the silicon substrate [25]. At microwave frequencies, the substrate
charge becomes capacitively coupled and parasitically loads the device. Improvements concern-
ing the deposition process in order to prevent the silicon substrate from becoming conductive are
obviously necessary.
5.1.4 Pulsed DC characterization
The impact of a SiN surface passivation on the device performance was investigated by pulsed
measurements of the I-V characteristics. Pulses of 1.8µs with a duty cycle of 0.18% were ap-
plied. The dispersion effects were visualized by comparing the results obtained pulsing from
the origin (VDS = VGS = 0V) to those pulsing from a Class B type of quiescent bias point
(VGS = 1.25× Vth and VDS = 10V, 15V and 20 V). Fig. 5.6 shows the output characteristics
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Figure 5.6: Unpassivated and passivated pulsed output characteristics of an Al0.31Ga0.69N/GaN
HFET with two different bias points (VDS = VGS = 0V) and (VGS = -3 V,
VDS = 20 V).
of a transistor with an aluminium concentration of x = 31% in the barrier layer before and after
passivation, pulsed from the origin and from the Class B point (VGS = −3V, VDS = 20V).
The drain current of the unpassivated device pulsed from Class B is severely degraded compared
to the current pulsed from (0, 0). This degradation can be attributed to trapping effects, which
are assumed to be caused by surface states which act as electron traps located in the gate-drain
access region [61, 110]. Note that in the unpassivated case the current saturation could not be
reached (for VGS = 0V) up to the maximum measured drain bias of 20 V. Upon passivation, the
compression is almost completely removed as expected due to the reduction of the net surface
charge [110, 36].
The influence of the the Al concentration and Class B drain bias on the current collapse is
illustrated in fig. 5.7, which shows the ratio IB/I0, being the drain current at VGS = 0V and
VDS = 20V pulsed from Class B, normalized to the current pulsed from (0, 0). The values
shown are the median values taken from several identical devices from each sample. Assuming
that the surface trapped charge is either independent or to first order only proportional to the Al
composition, one would expect either decreasing current compression with higher Al content or
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Figure 5.7: Normalized Class B current at VGS = 0V and VDS = 20V for passivated and
unpassivated devices dependent on the quiescent bias point and Al concentration.
no significant dependence at all.
For unpassivated devices, a systematic drop of IB/I0 with increasing Class B bias VDS is seen
independently of the Al composition, indicating that due to the larger electric field more negative
charge is being trapped in the gate-drain region of the device [9], leading to an increased knee
voltage. This behavior is significantly reduced for passivated devices, disappearing almost com-
pletely for the 26% sample. Comparing the device behavior as a function of Al concentration, it
is clear that the 24% sample is different. This is probably due to the extremely high knee voltage
under Class B pulsed condition, which prevents the current to reach saturation in the voltage
range used even in the passivated case; therefore a comparison with the other samples does not
appear permissible. The unpassivated sample with an Al concentration of 26% exhibits slightly
less compression than the sample with 31%, although the lower sheet charge would imply a
higher sensitivity to trapped charge on the surface. This weak trend is confirmed for the passi-
vated case, however, it is contradicting the intuitive expectations described above. In summary,
it appears that the observed trend with Al concentration is inconclusive. Taking into account
that the samples exhibit reduced sheet carrier concentration compared to the theoretical values
and also counter-intuitive leakage behavior, it can be assumed that the AlGaN composition has a
stronger influence on dispersion than on the sheet carrier concentration alone.
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5.2 Metal-Insulator HFETs (MISHFETs)
The previous detailed investigations of AlGaN/GaN HFETs have shown that the devices suffer
from an enhanced gate leakage current after performing a SiN surface passivation. One promis-
ing approach in order to account for this issue is the improvement of the gate diode characteristics
by using a thin dielectric layer for the gate isolation. Such an insulator provides an additional
potential barrier between the gate electrode and the channel. Thus, thermionic emission and field
emission ca be suppressed allowing the application of higher negative gate bias.
However, not only the reverse biased but also the forward biased gate diode characteristics
can be improved in terms of reduced current flow through the device leading to the ability of
handling large signal overshoots [121]. Associated with a reduced gate leakage current, is an
improvement in the breakdown voltage behavior. Therefore, the advantages of the wide band
gap GaN-based HFETs in combination with a high-quality insulating layer inserted bewteen the
gate metal and the barrier layer will give the possibilty for those devices to be used in high power
switching circuits [121, 120].
Several different dielectric materials have been investigated over the past years [6, 37, 73]. As
shown above, on the one hand, an ideal gate dielectric material should suppress the detrimental
gate leakage current. On the other hand, it should not affect the transconductance gm or the
threshold voltage Vth. However, adding an insulator under the gate adds a series capacitance to
the device, which can be expressed in the following way:
1
Cgs
=
1
C(Al)GaN
+
1
CInsulator
(5.2)
Thus, regarding equation 2.21 this gate dielectric has a direct impact on the transconductance
gm. However, the reduction of gm can be minimized by providing a high gate capacitance. This
can be reached by either incorporating a high-k dielectric material or by decreasing the dielectric
material thickness d.
In this thesis, the influence of both SiN and SiO2 dielectric layers as gate insulators on the elec-
trical performance of GaN-based transistors was studied in detail. The main focus of attention
was the investigation of the gate leakage current and the breakdown voltage characteristics of
the devices in comparison to those of standard HFETs, processed by using the baseline process.
Additionally, RF performance of the different devices was characterized.
In order to realize a trade-off between the insulating characteristics and a reduction of the
transconductance due to an enhanced gate-to-channel distance, a dielectric material thickness of
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approx. 10 nm seems to be reasonable. Therefore, two different PECVD processes with low
deposition rates have to be developed.
Based on the well established NH3 SiN PECVD process used for the surface passivation
(growth rate approx. 12 nm/min), several test series were made in order to realize a stable and
reproducible process with a low deposition rate. Unfortunately, it was not possible to get such a
process. Therefore, the PECVD parameters of the passivation process were used. The minimum
thickness of a SiN layer exhibiting a refractive index of 2.01 was 60 nm. The remaining material
was removed using buffered hydrofluoric acid with an etch rate of approx. 1.2 nm/s. However,
after etching down, ellipsometry measurements revealed a dielectric thickness and refractive in-
dex of 20 nm and 2.2, respectively. This indicates that the etching process has induced a slight
change in the electronic properties of the dielectric material.
For the SiO2 gate insulator, a stable and reproducible PECVD process could be developed.
This process could be tuned to realize a low growth rate of approx. 6.5 nm /min and a refractive
index of 1.46.
The AlGaN/GaN heterostructures were grown by MOCVD on a 4 inch Si(111) substrate.
Fig. 5.8 shows the cross section of an Al0.26Ga0.74N/GaN MISHFET and of a conventional Al-
GaN/GaN HFET. The device fabrication consisted of conventional FET fabrication steps. After
annealing of the ohmic contacts, two pieces were deposited with SiN and SiO2 dielectric layers,
respectively.
Si (111)
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AlGaN  26%
GaN
1 nm
17 nm
1 µm
GaN 2 nm
Source Gate Drain
SiN
SiO2
Si (111)
AlN
AlGaN  26%
GaN
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Gate
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Figure 5.8: Cross section of the investigated baseline HFETs and the MISHFETs with SiN and
SiO2 as gate insulators.
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5.2.1 DC performance
Figure 5.9 shows typical transfer characteristics of both baseline HFETs (unpassivated and pas-
sivated) and of the SiN and SiO2 MISHFETs measured at 10 V drain bias. The threshold voltage
Vth changed from -2.09 V for the passivated HFET over -5.03 V for the SiO2 MISHFET to
-5.09 V for the SiN MISHFET. The peak transconductance was changed from 217 mS/mm for
the passivated HFET to 183 mS/mm and 152 mS/mm for the SiN MISHFET and the SiO2 MISH-
FET, respectively. These changes can be explained by a larger effective gate barrier thickness for
both MISHFETs. However, it is quite interesting to compare the threshold voltage ratios of the
MISHFETs to the baseline HFET with the appropriate zero-bias capacitance ratios. For the SiN
MISHFET these ratios are 2.44 and 1.89, wheras for the SiO2 MISHFET ratios of 2.41 and 2.12
could be extracted. Regarding equation 2.9, representing a relationship between threshold volt-
age, sheet carrier density and gate capacitance, it is obvious that there must be interface charges
at the insulator-semiconductor interface. These charges have an influence on the channel charge,
resulting in enhanced carrier densities for both types of MISHFETs. All interesting parameters
extracted from both the transfer characteristics and the zero-bias capacitance measurements are
listed in table 5.2.
The drain current density of the MISHFETs is increased significantly compared to that in the
HFET. At a gate bias of 1 V, the peak drain current density of the SiO2 MISHFET is 730 mA/mm,
about 8 % higher than that in HFET (675 mA/mm). For the SiN-MISHFET (920 mA/mm),
the increase is about 36% compared to the HFET. The major cause for this rise is the above
mentioned change in channel carrier density, which is modified by the interface states. Similar
effects investigating AlGaN/GaN MISHFETs with different gate dielectrics were recently shown
[66, 38].
In order to prove the capability of the devices for high-voltage operation, the gate-source diode
characteristics and the off-state breakdown voltages were measured. As expected and shown in
fig. 5.10, the standard HFET exhibits the highest reverse leakage current (1.9 · 10−2 mA/mm)
measured at pinch-off (-8 V). For the SiO2 gate dielectric the leakage current (3.2 · 10−6 mA/mm)
could be reduced by nearly 4 orders of magnitude compared to the passivated baseline HFET. It
should be noted that also the forward current of the diode could be reduced dramatically, thus
providing the opportunity to handle large gate voltage swings. This clearly indicates the good
insulating properties of SiO2 as a gate dielectric material, also well known from literature [58].
The reverse gate current (6.8 · 10−4 mA/mm) of the SiN MISHFET is also reduced by about
1 order of magnitude compared to the HFET. However, this reduction is less than expected and
leads to the assumption that the SiN dielectric layer is characterized by parasitic leakage pathes.
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Figure 5.9: Transfer characteristics and tranconductances of the standard HFET (unpassivated
and passivated) and the MISHFETs at 10 V drain bias.
HFET (passivated) SiO2 MISHFET SiN MISHFET
Vth(V) -2.09 -5.03 -5.09
ID,sat(mA/mm) 675 730 920
gm,max(mS/mm) 217 152 183
C0(pF) 41.7 19.6 22.1
C0/A(×10
−7F/cm2) 5.31 2.5 2.82
ǫr 3.9 7.5
d(µm) 7 11
Table 5.2: Extracted parameters from the transfer characteristics and the zero-bias capacitance
measurements.
It is quite likely that the undesirable conductivity of the SiN is caused by the wet chemical etching
down to the final layer thickness. This assumption correlates with the fact that the refractive index
was increased from 2.01 to 2.20 after performing the etching step. In [42] it was shown that the
refractive index of PECVD SiN films increases with increasing Si/N ratio. Thus, the silicon rich
dielectric layer is characterized by a higher conductivity.
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The findings mentioned above are in good correlation with the results of the three-terminal
breakdown measurements shown in fig. 5.11. The characteristics were measured in pinch-off
with a gate-source voltage of -10 V. The SiO2 MISHFET as well as the passivated baseline
HFET exhibit breakdown voltages beyond 60 V. At this drain bias, both devices do not reach the
breakdown criterion of 1 mA/mm. This clearly demonstrates not only the electrical strength of
the SiO2 MISHFET, but also that of the baseline FET. The SiN MISHFET, however, is clearly not
capabable for high-voltage operation. This device exhibits a very poor dielectric strength with a
breakdown voltage of 8 V. The reason for this behavior is associated with the above mentioned
parasitic conductivity of the SiN layer, induced by the wet chemical etching process. Due to
suffering from low breakdown voltages, the SiN MISHFET devices were not analyzed during
the subsequent load-pull measurements.
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Figure 5.10: Two-terminal gate diode characteristics.
5.2.2 RF performance
Microwave power measurements were performed using an on-wafer load-pull measurement sys-
tem. Output power sweeps of the devices were conducted at 2 GHz. Impedance matching was
accomplished with automatically adjusted tuners. The devices were biased to a gate and drain
voltage point which corresponds to the class A operation. The output power Pout, gain G and
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Figure 5.11: Three-terminal breakdown measurements performed at a gate-source voltage of
-10 V. The current compliance for these measurements was 1 mA/mm.
power-added efficiency PAE as a function of the input power Pin of both the passivated baseline
HFET and the SiO2 MISHFET are shown in fig. 5.12 and fig. 5.13. It should be mentioned that
these measurements were performed at transistor devices with a gate-to-drain distance of 7.5 µm.
At a drain bias of 20 V, a power density of 0.74 W/mm with a PAE of 18% and 1.3 W/mm with a
PAE of 26% could be reached for the SiO2 MISHFET and the baseline HFET, respectively. These
results are rather disappointing and show that, in spite of reputable power gain, the output power
and the efficiency of the SiO2 MISHFET are clearly reduced compared to that of the standard
HFET. It is quite obvious that the DC-to-RF dispersion is still a big issue. This clearly demon-
strates that SiO2 as an insulator under the gate is able to reduce reverse gate leakage current but
not to eliminate drain current collapse. The reason for this behavior might be the small thickness
of the SiO2 layer. In order to prevent RF dispersion effects, it is widely known that the passiva-
tion layer must have a minimum thickness higher than approx. 80 nm [17]. Therefore, further
improvement in the power performance can be expected using thicker dielectric layers for the
passiavtion of the ungated regions. However, in general, SiO2 was found not to be as effective
in mitigating dispersion effects as SiN. Therefore, the ungated regions of the SiO2 MISHFET
were etched to the GaN surface and passivated using the baseline SiN PECVD process. This
procedure and further investigations of gate insulators were performed in a another doctorate.
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Figure 5.12: Load-pull measurement results for the SiO2 MISHFET at 2 GHz using class A bias
conditions.
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Figure 5.13: Load-pull measurement results for the passivated HFET at 2 GHz using class A bias
conditions.
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5.3 Early surface passivation
As shown in the sections above, SiN passivation layers are able to mitigate the current collapse
effects associated with surface traps. With conventional device fabrication, the SiN deposition is
performed after the gate lift-off (see fig. 4.2).
However, a passivation earlier in the process cycle has been shown to improve the device per-
formance [52, 29]. First of all, the device active area is protected from several photoresist coats,
developer solutions and solvents. Furthermore, by forming the gate electrode within the SiN,
a better sidewall coverage can minimize dispersion-related effects and offers the opportunity to
tailor the shape of the gate and by this the peak electric field [105, 29, 30]. Fig. 5.14 schemat-
ically shows both devices made with the classical baseline process and devices made using an
early passivation process.
This type of passivation/gate process is typically performed by using two lithography steps,
one for the passivation recess etch and one for the subsequent definition of the gate lift-off struc-
ture. In this thesis, we used an approach to a single step lithography both to open the passivation
and for gate metallization and subsequent lift-off. In order to open the passivation layer, a RIE
process with a SF6 plasma was used. Even choosing this approach, the SiN RIE etch process
will have an effect on the gate diode performance, which has been demonstrated in chapter 4.3.
There we showed that a fluorine-based plasma chemistry results in a degradation of the SBH and
the ideality factor (see fig. 4.13). However, this damage can be mitigated by thermal treatment
at approximately 400°C, resulting in diode characteristics comparable to untreated samples.
The HFET structure used was grown by MOCVD on 100 mm (111)-oriented Si substrate and
is shown in fig. 5.15. It consists of an undoped 18 nm Al0.26Ga0.74N layer capped with a thin
(≈ 2 nm) GaN layer. Two different kinds of HFETs were processed. One part of the sample was
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Figure 5.14: Schematice views showing (a) devices made using the standard baseline process
and (b) devices made applying the passivation early in the process.
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Figure 5.15: Schematic view of the AlGaN/GaN heterostructure used in order to investigate the
influence of applying a surface passivation earlier in the process.
processed using the full standard baseline process, i.e. the passivation layer was deposited at the
end of the process chain. The other part was processed using the early passivation technique, i.e.
the standard baseline process up to the ohmic contacts was followed by the deposition of the SiN
passivation layer and a subsequent low-damage (self-bias voltage VSB ≤ 100V) dry etch recess
in conjunction with the lift-off lithography process for the Schottky contact definition.
5.3.1 DC characterization
First of all, it is very interesting to verify if the RIE etching process has any detrimental influence
on the gate diode characteristics. As depicted in fig. 5.16, no damage-induced effects on the gate
diode behavior can be observed, even without any additional post-thermal annealing procedure.
Regarding the reverse-biased diode, the transistor with an early passivation exhibits a leakage
current (6 · 10−4 mA/mm) two orders of magnitude lower than that of a transistor made using
the standard process (2 · 10−2 mA/mm). As a result, such kind of RIE process is qualified for
opening the SiN layer from the damage point of view.
Fig. 5.17 shows transfer characteristics and transconductance values for HFETs both pro-
cessed using the standard baseline process and the early passivation technique. The DC behavior
of the device with an early passivation resembles the standard HFET without a passivation layer.
The threshold voltage and the maximum drain current density are nearly the same in both cases,
i.e. -1.91 V, 550 mA/mm and -1.92 V, 550 mA/mm for the early passivated and the standard
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Figure 5.16: Gate-source diode characteristics of AlGaN/GaN HFETs processed with the stan-
dard baseline process and with the passivation early in the process.
process, respectively. Additionally, the transconductance values are in the same range. This
behavior seems to be quite weird. Since the passivation of the ungated regions between the gate-
drain and the gate-source leads to a reduction of the source and drain resistances RS and RD, a
higher drain current density and a higher transconductance should be expected.
Such improvements of drain current and transconductance can only be seen after passivating
the standard HFET. It is not quite clear yet what happend during the early passivation process.
In order to get more information, especially about high frequency response behavior, load-pull
measurements were performed.
5.3.2 Load-pull measurements
Load-pull measurements at 7 GHz under class AB bias conditions were performed. For all these
measurements, the devices were matched for maximum output power. Fig. 5.18 shows the power
sweeps at a drain-source bias of 20 V for both the early passivated and the standard (passivated)
device. The transistor with the standard passivation shows a higher microwave output power
(1.3 W/mm at 28% PAE) than the device with the early passivation (1 W/mm at 23% PAE). This
is a clear indication that the early passivated SiN layer is not able to mitigate current collapse as
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Figure 5.17: Transfer characteristics and transconductance curves of HFETs processed with the
baseline process and the early passivation method. The drain-source voltage is bi-
ased at 10 V.
effectively as the standard process. Due to the fact that for both processes the SiN passivation
layer is exactly the same in terms of nitrogen precursor, thickness and refractive index, it can be
supposed that the etching process must be the culprit.
In order to find out the reason, the wafer was separated into several pieces and one was pre-
pared for the investigation with a scanning electron microscope (SEM). Fig. 5.19 shows a cross-
sectional SEM image of the area near the gate contact.
It is quite obvious that an unpassivated gap between the SiN and the gate metal does exist. As
a consequence, the unpassivated surface states, especially in the gate-drain access region, trap
electrons, thus reducing high-frequency current swing and output power. It is quite likely that
the SF6-based SiN etch process, together with the negative photoresist profile, exhibits relatively
isotropic etch characteristics.
In a further step, the existing gap was passivated with an additional SiN passivation layer using
the standard baseline process. In order to analyze the effectiveness of this additional passivation,
pulsed output characteristics were measured and compared to that of the passivated standard
HFET. Fig. 5.20 shows the measurements pulsed from the origin and from the Class B point
(VGS = 1.25× Vth, VDS = 20V). It can clearly be seen that the additional SiN passivation is
76
5.3 Early surface passivation
6 8 10 12 14 16 18 20 22
0
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
0
5
10
15
20
25
30
35
40
Early passivation  Standard passivated 
                   Pout              
                 Gain              
                          
                  PAE              
 
P o
ut
 (d
Bm
), 
G
ai
n 
(d
B)
Pin (dBm)
 
 (%
), 
PA
E 
(%
)
Figure 5.18: Power sweep measurements at a supply voltage of 20 V performed under class AB
condition.
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Figure 5.19: Cross section of an AlGaN/GaN HFET processed using the early passivation
method.
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Figure 5.20: Pulsed output characteristics both from (0,0), i.e. VDS = 0V = VGS = 0V and
from class B bias condition, i.e. VDS = 20V,VGS = 1.25×Vth with a pulse length
of 1.8µs and a 0.18% duty cycle.
able to mitigate current collapse effects. This means that, after filling the gap between the SiN
and the gate edges, both devices, standard HFET and early passivated HFET, yield the same
electronic properties. In conclusion, this experiment clearly demonstrates that the area directly
adjacent to the gate edge is the origin of trapping centers causing DC-to-RF dispersion effects.
Therefore, employing the benefits of an earlier passivation step in the baseline process, an op-
timized SiN etching process has to be developed. This process must provide an accurate etch
profile as well as an intimate metal contact. During this thesis, first investigations have been
initiated. A CF4/O2 RIE process was developed in terms of an anisotropic etch profile. Using
this process, first test structures revealed an intimate contact between the gate metal and the pas-
sivation layer. However, further experiments are needed in order to demonstrate if this process
can be successfully used in the baseline process.
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In the last chapters, it was shown that the processing technology developed is able to provide
promising transistor performance based on AlGaN/GaN heterostructures. Nevertheless, it was
also demonstrated that this performance is strongly affected by a high concentration of surface
states, most likely associated with the strong polarization fields and structural defects.
Recalling figure 2.1, some researchers began to think about the realization of lattice-matched
GaN-based field effect devices. In 2001, the replacement of the AlGaN barrier layer by an AlInN
layer was suggested in [70] for the first time. On the one hand, those AlInN/GaN heterostruc-
tures exhibit up to three times higher polarization-induced sheet charge densities compared to
their AlGaN/GaN counterparts. On the other hand, at an aluminium concentration of 82%-83%,
AlInN can be grown in-plane lattice-matched to GaN, hence a reduction of strain-induced de-
fects is expected. Furthermore, this kind of heterostructure provides the opportunity to realize
2DEG sheet carrier densities comparable to those of AlGaN/GaN heterostructures using thin
AlInN barrier layers of about less than half the thickness. For this reason, significantly higher
transconductances and improved RF performance can be expected.
Since the first theoretical approach at the beginning of this millenium, some interesting exper-
imental results of AlInN/GaN HFETs have been published. Most of these results stem from het-
erostructures grown on sapphire substrates [79, 80, 55, 34, 43, 119]. However, some researchers
have also analyzed AlInN/GaN HFETs grown on SiC [35, 98]. In this thesis, all investigated
AlInN/GaN HFETs were grown in AIXTRON metalorganic vapor phase epitaxy (MOVPE) re-
actors with standard precursors on 2 inch sapphire substrates.
This chapter consists of three parts. At the beginning, we will discuss the very first investi-
gations of AlInN/GaN HFETs with different aluminium concentrations. The second part will
show the good performance of AlInN/GaN transistors with thin barrier layers. Finally, post-
gate annealing processes reveal their tremendous benefits in terms of reduction of gate leak-
age current and enhancement of transconductance. Device processing was performed using the
well-established baseline process for AlGaN/GaN transistors. Mesa isolation and ohmic contact
processing, however, were slightly modified for the new barrier material system.
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6.1 Variation of the aluminium concentration in the
AlInN barrier layer
6.1.1 Sample structure and processing
As can be seen in fig. 6.1, the nominally undoped AlxIn1−xN/GaN HFET structures were grown
using a 3 µm thick GaN buffer followed by a 16 nm thick AlInN barrier layer with two different
aluminium concentrations (x = 86% and x = 82%). The top of the heterostructure is capped with
a 5 nm thick GaN layer.
Device processing was carried out using the described AlGaN/GaN HFET baseline process.
Prior to the real processing procedure, some tests with similar AlInN/GaN heterostructures con-
cerning mesa isolation and ohmic contact formation were performed. Those tests revealed that
the plasma power during the RIE process could be reduced from 180 W to 150 W, realizing
nearly the same etch rates compared to AlGaN/GaN HFETs. It could be assumed that the bind-
ing energies of AlxIn1−xN layers are lower than that of AlxGa1−xN. Thus, less kinetic energy of
the ions is needed to etch the mesa plateaus.
The composition of the Ti/Al/Mo/Au layer stack for the ohmic contacts was not modified,
however, the annealing temperature and annealing time were investigated in order to provide
source and drain terminals with acceptable contact resistances. The temperature and the anneal-
Sapphire
AlN Nucleation
GaN                              3µm
AlN                            80 nm
Al In N (82%, 86%) 16 nmx 1-x
GaN                             5 nm
Figure 6.1: Investigated AlInN/GaN heterostructures with two different Al concentrations of
x = 82% and 86%, respectively.
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ing time have to be increased from 825°C to 875°C and from 30 s to 60 s, respectively. The
reason for this behavior can be seen in both the relatively thick GaN cap layer (nearly three times
as thick as that of the AlGaN/GaN counterparts) and possibly the reduced density of threading
dislocations. As described in chapter 4.2, the ohmic behavior results from the formation of dis-
crete TiN islands along threading dislocations realizing an intimate contact between the metal
and the 2DEG channel. Since the formation of those spikes is impeded by a thick GaN cap layer
and also by a reduced dislocation density, a higher annealing temperature and a longer anneal-
ing time have to be applied in order to provide good ohmic contacts with resistances lower than
1Ωmm. Schottky contact formation and surface passivation steps were not adapted.
6.1.2 Transport properties
On-wafer Hall measurements at RT revealed a sheet carrier density of 2.3 · 1013 cm−2 for an alu-
minium concentration of 86% and 1.3 · 1013 cm−2 for the nearly lattice-matched HFET (x = 82%).
The trend of the 2DEG density nS versus aluminium concentration appears in good agreement
with the theoretically predicted trend, depicted in fig. 6.2. However, the absolute nS values for
both aluminium concentrations are significantly lower than expected. All theoretical calculations
using equation 2.5 are made without considering a capping layer. However, it is worth pointing
out that our samples are equipped with a relatively thick GaN cap layer. From the AlGaN/GaN
counterparts, it is well known that a GaN capping layer will give rise to an increase in effective
SBH, resulting in a slight decrease of sheet carrier density nS [83]. In [122], it was demonstrated
that a 5 nm thick GaN cap deposited on an Al0.3Ga0.7N(25 nm)/GaN heterostructure leads to an
approx. 0.3 V higher SBH. Taking such a value into account for the calculation of AlInN/GaN
HFETs, the expected 2DEG density will be reduced in the range of 0.2 · 1013 cm−2. It is obvious
that this marginal reduction of 2DEG density cannot explain the big difference between exper-
imental and theoretical values. Since both the GaN buffer and the AlInN barrier were not fully
optimized, it is quite likely that the material is the culprit limiting the sheet carrier concentration
nS. Evidence for this assumption is the relatively low electron mobility extracted from the Hall
measurements. Independently of the aluminium concentration, the electron mobility reaches
only 600 cm2/(Vs). The reason for this might be seen in inhomogeneity and interface roughness
scattering [55].
Recalling fig. 6.2, not only our data in comparison with the theoretical ones are shown, but
also experimental results recently reported by other researchers [86, 48, 119, 43]. It is worth
mentioning that the results shown here originate from nearly lattice-matched AlInN/GaN het-
erostructures on sapphire substrates, which slightly differ in the AlInN barrier thickness. Myoshi
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Figure 6.2: 2DEG sheet carrier density as a function of the aluminium concentration in the AlInN
barrier. Experimental results (Hall) originated from this thesis and reported by re-
searchers recently are compared with the theoretical expectations using equation 2.5.
et al. [86] and Jeganathan et al. [48] used a barrier thickness of 15 nm and 20 nm, respec-
tively. The barrier thickness investigated by Xie et al. [119] was 22 nm and in Hiroki et al.
[43] it is not specified. Since the sheet carrier concentration nS is a function of the barrier layer
thickness (see equation 2.5), a direct comparison of the different heterostructures seems to be
difficult. However, especially for lattice-matched AlInN/GaN HFETs, it was demonstrated that
the 2DEG density shows an almost constant value of approx. 2.6 · 1013 cm−2, if the barrier layer
thickness exceeds 15 nm [86, 22]. The saturation of the sheet carrier concentration for nearly
lattice-matched heterostructures is explained with the fact that the 2DEG is induced without any
piezoelectric effect. However, it appears quite likely that the saturation can also be caused by the
fact that the second term of equation 2.5 will strive to zero if the thickness of the barrier reaches
higher values. This means that a comparison between our data and the shown results from lit-
erature is acceptable. On the one hand, it can be seen that the 2DEG properties obtained in this
work are slightly better than the best ones reported by [43] and [119]. On the other hand, two
groups have reached 2DEG densities much higher than expected from theory. As a consequence,
doubts will arise if the proposed theoretical model describing the formation of the sheet carrier
density is accurate enough. Using this model, the theoretical nS value is obtained by a non-linear
interpolation (Vegard’s law) of the spontaneous polarization and the bandgap of the binary com-
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pounds AlN and InN (appendix). In [119], however, deviations from Vegard’s law, which might
account for this behavior, have been reported.
6.1.3 DC characterization
Fig. 6.3 shows transfer characteristics and transconductances of passivated HFETs for the two
different aluminium concentrations. The drain was biased at 10 V. As expected, the current
carried by the devices depends on the Al concentration of the AlxIn1−xN barrier layer. For the
Al0.86In0.14N device, a threshold voltage of -4.3 V and a saturation current density of 730 mA/mm
at VGS = 1 V were measured. The nearly lattice-matched HFET exhibits a threshold voltage of
-2.6 V and a saturation current density of 480 mA/mm at VGS = 1 V. Regarding the trend in
threshold voltage, it is obvious that it correlates well with the trend in sheet carrier concentra-
tion.
Due to the excellent ohmic contact resistance of RC < 0.5Ωmm for both HFETs, accept-
able extrinsic peak transconductance values of 165 mS/mm and 148 mS/mm could be achieved
for the Al0.86In0.14N and the lattice-matched device (Al0.82In0.18N), respectively. Compared to
transconductance values achieved with conventional AlGaN/GaN HFETs described in chapter 5,
the results seem to be a little bit disappointing. However, it is worth pointing out that these are
the very first AlInN/GaN heterostructures which were deposited, processed and characterized.
Independently of the Al concentration, the HFETs revealed good pinch-off behavior indicating
the good insulating properties of the GaN buffer on sapphire. This is in good correlation with
the RT buffer leakage of 2 nA at 40 V bias (across a 6 µm separation) extracted from a mesa
isolation test structure. Unfortunately, both devices are characterized by a high reverse gate
leakage current (fig. 6.4). At a gate-source voltage of -8 V, a leakage current of 2.63 mA/mm
and 0.10 mA/mm could be extracted for the strained sample (x = 86%) and the lattice-matched
sample (x = 82%), respectively. Although the Schottky barrier height should increase with rising
aluminium concentration, the lower leakage current is observed for the nearly lattice-matched
sample with x = 82%. This trend may be attributed to structural defects (microcracks) in the
AlInN barrier layer, which appear to be more pronounced at higher aluminium content. Even
the relatively thick GaN cap seems not to be able to mitigate gate leakage current, although it is
suggested to increase the effective SBH and thus to reduce detrimental gate leakage current [83].
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Figure 6.3: Transfer characteristics and transconductances of passivated AlInN/GaN HFETs with
aluminium concentrations of 82% and 86%.
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Figure 6.4: Gate-source diode characteristics of AlInN/GaN HFETs with aluminium concentra-
tions of 82% and 86%.
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6.1.4 Small-signal performance
Small-signal on-wafer characterization was performed between 1 GHz and 20 GHz. The current
gain cut-off frequency (fT) is extracted from |h21| whereas the maximum frequency of oscillation
(fmax) is determined from the Maximum Unilateral Gain (MUG). Fig. 6.5 and 6.6 show pulsed fT
and fmax values as a function of the gate-source voltage when the drain is biased at VDS = 10 V.
The insets of each figure show the transconductance curve obtained from DC measurements
biased at a drain-source voltage of VDS = 10 V.
Cut-off frequencies up to fT = 7 GHz, fmax = 21 GHz and fT = 7 GHz, fmax = 23 GHz could
be extracted for a device with x = 86% and x = 82%, respectively. In spite of the relatively low
carrier mobilties of these heterostructures, very good frequency performances could be reached,
which can be expressed in a high fT ×LG product of 7 GHz µm for the lattice-matched sample.
Compared to other groups [78], reporting of a fT × LG product of 7.5 GHz µm for a nearly
lattice-matched HFET with a barrier layer thickness of only 13 nm, the first results shown here
are very promising.
For both transistors, good fmax/ft ratios higher than 3 could be observed in a large VGS range.
As shown in the theoretical part, fT and fmax are related to the speed and the power gain of a
transistor, respectively. Thus, in order to realize high-power operations at high frequencies, it is
important that this ratio is as high as possible.
A comparison between the gate-source voltages at which both the maximum transconductance
(see insets of fig. 6.5 and 6.6) and the transit frequency are measured shows that they do not
agree completely. The observed shift can be explained by self-heating effects during the DC
measurement of the transfer characteristics of the devices. Those self-heating effects are more
pronounced for GaN-based HFETs on sapphire, due to the relatively poor thermal conductivity
of those substrates.
Another aspect is worth mentioning: Although the transconductance of the lattice-matched
transistor is approx. 10% lower than that of the device with an aluminium concentration of
86%, the transit frequencies are almost the same. Regarding equation 2.21, the only parameter
which is able to compensate for this difference in transconductance is the gate capacitance. Zero-
bias capacitance measurements performed at circular Schottky diodes revealed capacitances of
58.2 pF and 62.2 pF for the Al0.82In0.18N/GaN and the Al0.86In0.14N/GaN HFET, respectively.
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Figure 6.5: Pulsed current gain cut-off and maximum oscillation frequencies as a function of
gate-source voltage biased at drain-source voltage of 10 V. The aluminium concen-
tration in the barrier is 86%. The inset shows the corresponding transconductance
characteristics measured under DC conditions.
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Figure 6.6: Pulsed current gain cut-off and maximum oscillation frequencies as a function of
gate-source voltage biased at drain-source voltage of 10 V. The aluminium concen-
tration in the barrier is 82%. The inset shows the corresponding transconductance
characteristics measured under DC conditions.
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6.1.5 Pulsed I-V characteristics
Room temperature measurements
In the relatively new AlInN/GaN heterostructure material system, dispersion effects have not
been investigated in detail yet. Some early results indicate slightly reduced dispersion for un-
passivated devices compared to their AlGaN/GaN counterparts [78]. Nevertheless, in [63] it was
demonstrated that current collapse effects are still present and that the stabilization of the surface
properties seems to be still an open issue.
In order to quantify the stability of our devices with and without standard ammonia-based SiN
passivation, pulsed I-V measurements were performed. Fig. 6.7 shows the output characteristics
before and after passivation. The devices were pulsed from the origin (VDS = VGS = 0 V) as a ref-
erence and compared to pulsed I-V from a class B type of quiescent bias point (VGS = 1.25× Vth)
and VDS = 15 V. The drain current of unpassivated devices pulsed from class B is still signif-
icantly degraded compared to the current pulsed from the origin. Taking the current pulsed
from the origin at the knee voltage as a reference, the observed current compression is about
45-55% when pulsed from the class B point. Like in the case of AlGaN/GaN HFET structures,
surface-related dispersion effects in terms of current collapse are also present in our AlInN/GaN
heterostructures.
Upon passivation, the dispersion effects are clearly reduced. However, the strained sample
with an aluminium concentration of 86% still reveals a significant current compression. The
current collapse for the lattice-matched sample (x =82%) is only about 10%, which is comparable
to the results obtained for AlGaN/GaN transistors. It is quite likely that at least part of this
behavior can be attributed to the material quality, which clearly needs further improvement as
seen from the reduced channel charge compared to theory.
Measurements at elevated temperatures
Since trapping and detrapping processes are strongly dependent on temperature and/or bias
conditions of the transistor, we investigated device performance of the lattice-matched HFET
using pulsed I-V measurements at temperatures up to 150°C, which is currently the limit of the
pulsed I-V setup. These measurements were carried out under exposure to air and the temperature
is the surface temperature of the sample, measured with a thermocouple. In a first step, the pulsed
I-V characteristics were measured at RT, analogous to the pulsed measurements above, i.e. from
the origin and from a class B type of quiescent bias point. Afterwards, the sample chuck was
heated, resulting in a sample surface temperature of 150°C, and the I-V characteristics were
measured again. Finally, after cooling down, the RT measurements were repeated.
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Figure 6.7: Pulsed output characteristics of unpassivated ((a) and (c)) and passivated ((b) and (d))
Al0.86In0.14N/GaN and Al0.82In0.18N/GaN HFETs with two different quiescent bias
points: VDS = VGS = 0V and VGS = 1.25× Vth, VDS = 15V.
In fig. 6.8 the output characteristics of the passivated HFETs during each measurement step
are depicted. The measurements from the origin as well as from the class B bias point at 150°C
show unexpected results (step 2). On the one hand, pulsing from the origin exhibits a reduction
of the maximum drain current and an increase of the knee voltage. This phenomenon can only be
explained by a degradation of either the contact resistance or the sheet resistance of the 2DEG. On
the other hand, trapping effects are more pronounced than at room temperature. That is contrary
to our expectations, because thermal activation should enhance the dynamic response of the traps,
resulting in shorter detrapping time constants. The reason is not known yet, however, it should be
noted that the devices were already exposed to more than 300 °C during the passivation process
itself. Therefore, it can be speculated that the high voltages applied during pulsed measurements
at elevated temperatures are more likely the culprit than the quite moderate temperature of 150°C.
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The damage, induced by the combination of high voltages and elevated temperatures, is ob-
served to be irreversible, as can be seen from the repeated mesurements after cooling down (step
3). The transistor does not carry the former maximum drain current when pulsed from the ori-
gin. Also, the impact of the SiN passivation on surface-related trapping effects is dramatically
aggravated. Since the mesurements at a higher temperature were performed under exposure to
air, it is quite likely that there occured some chemical reactions of the surface with oxygen or
humidity 1. As a consequence, the passivating properties of the SiN were deteriorated. Addition-
ally, one cannot rule out the possibilty that the AlInN material is not stable and that diffusion of
aluminium or indium into the GaN buffer can occur, thus affecting the 2DEG properties.
1Recently, after the end of this thesis, it has become known that AlInN layers can be oxidized, causing an abrupt
change in the surface potential [7].
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Figure 6.8: Pulsed output characteristics of a lattice-matched HFET measured from the origin
and a class B type of quiescent bias point. In the first step, the measurement was
performed at RT. Afterwards (step 2) the same measurement was carried out at 150°C
and finally (step 3) at RT again.90
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6.2 Lattice-matched HFETs with a thin (10 nm) barrier
layer
As described in the theoretical part of this thesis, AlInN/GaN heterostructures provide the pos-
sibility to realize desirable high sheet carrier concentrations in the 2DEG channel. Additionally,
these carrier concentrations could be achieved by growing nearly lattice-matched HFETs, even
with very thin barrier layers compared to their AlGaN/GaN counterparts. Thin barriers will also
be a requirement for GaN-based HFETs in order to maintain a high aspect ratio of gate length
and barrier thickness if the device design is downscaling the gate length. The reason for that
is the necessity to suppress short channel effects which are detrimental to the RF properties of
HFETs [50]. In [77] and in [86], a downscaling of the AlInN barrier layer was demonstrated
down to thicknesses of 5 nm and 3 nm, respectively. In both cases, reasonable sheet carrier
concentrations, exceeding that of typical AlGaN/GaN HFETs, could be achieved.
In this chapter, the influence of a thin AlInN barrier layer on the electrical properties of a tran-
sistor device is investigated. Therefore, a nearly lattice-matched Al0.83In0.17N/GaN heterostruc-
ture with a 10 nm thick barrier was processed and characterized in detail. The investigated layer
structure is shown in fig. 6.9. Using an AIXTRON MOCVD reactor, a 1.5 µm thick GaN buffer,
followed by a 10 nm thick nominally undoped Al0.83In0.17N barrier was deposited on a 2 inch
sapphire substrate. An indium concentration of 17% was determined by high resolution X-ray
diffraction (HRXRD) using thick (300 nm) AlInN layers, grown with the same parameters as the
barrier layers of the HFET structures [60]. It is worth pointing out that this sample can be seen
as a third-generation test structure compared to the very first HFETs discussed in the previous
chapter. Due to optimizations in the MOCVD process, the material quality is superior to that of
the first test series. Additionally, no GaN capping layer was deposited here.
In spite of these differences, a comparison with the lattice-matched structure discussed in the
previous chapter makes sense. On the one hand, the development of the epitaxial material quality,
which was supported and driven by the results of this thesis, could be monitored. On the other
hand, the influence of a clearly thinner AlInN barrier layer thickness on the device performance
could be worked out.
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Figure 6.9: Investigated Al0.83In0.17N/GaN heterostructure with a barrier thickness of 10 nm.
6.2.1 Transport properties
On-wafer Hall effect measurements at RT have been performed exhibiting a sheet carrier density
and a mobility of (1.74± 0.05) · 1013 cm−2 and (1354±18) cm2/(Vs), respectively. These values
are mean values determined at several identical Hall structures across the sample (1/4 2" wafer).
Judging from the fact that the barrier thickness of this heterostructure is only 10 nm, a very large
2DEG sheet carrier concentration could be reached. In order to get a comparable value using
AlGaN/GaN heterostructures, the AlGaN barrier thickness and the aluminium concentration in
the barrier must be 30 nm and 40 %, respectively. In this case the heterostructure would be highly
strained.
Fig. 6.10 shows the nS values of a heterostructure with a 10 nm barrier thickness in comparison
to the HFET equipped with a 16 nm thick AlInN barrier as discussed in the previous chapter.
Additionally, sheet carrier concentrations, which can be theoretically expected using equation
2.5, are depicted. In the following, the samples with the 10 nm and 16 nm thick barrier are named
as sample A2 and sample A1, respectively. Regarding the experimental values, it is obvious that
a much higher sheet carrier concentration could be achieved for sample A2, although the barrier
layer thickness is approx. 40% lower than that of sample A1. Neglecting the missing GaN
cap layer, this is a clear indication of an improved material quality. As mentioned above, this
improvement also translates well in a very good electron mobility, which is two times that of
sample A1.
The experimentally obtained nS values of sample A2 agree well with the theoretically pre-
dicted sheet carrier concentration. Regarding the standard deviation, expressed by the error bars,
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Figure 6.10: Comparison of the transport properties of nearly lattice-matchedAl0.83In0.17N/GaN
HFETs with different barrier thicknesses. Also shown are the theoretical calcula-
tions of the 2DEG density.
some single measurements exhibit even slightly higher ns values than predicted by theory. One
possible explanation for this behavior were discussed in detail in the previous chapter.
6.2.2 DC characteristics of unpassivated HFETs
Fig. 6.11 shows transfer characteristics and transconductance values of an unpassivated transistor
at a drain bias of VDS = 10 V. The maximum drain current density at VGS = 1 V and the threshold
voltage Vth are 1.1 A/mm and -4.32 V, respectively. These data as well as the sheet carrier
concentrations nS and the measured zero-capacitance values C0 for sample A and sample B are
summarized in table 6.1. In order to analyze the trend of threshold voltage and sheet carrier
concentration as a function of the barrier layer thickness, equation 2.9 can be rearranged in the
following way:
− Vth = q ·ns ·
d
ǫ0ǫr
(6.1)
= q ·A ·
ns
Co
(6.2)
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C0 and A are the zero-bias capacitance and the area of the circular Schottky diode. The ratio of
equation 6.2 for the two devices A1 and A2 with different barrier layer thicknesses is given by:
V A1th
V A2th
=
nA1s
nA2s
·
CA2o
CA1o
(6.3)
Employing the data of table 6.1, it can be demonstrated that the experimental values are in very
good correlation with the theoretically predicted trend. This means, both ratios of eq. 6.3 are
exactly 1.66.
The reduced gate-to-channel separation of sample A2 is responsible for an enhanced intrinsic
transconductance. Additionally, good ohmic contacts of RC = (0.3 ± 0.1)Ωmm and low sheet
resistances of RSh = (265 ± 10)Ω/sq. lead to an excellent extrinsic peak transconductance of
243 mS/mm. Compared to sample A1, an improvement of approx. 65% could be achieved.
Fig. 6.12 shows the two-terminal gate-source diode characteristics revealing a leakage current
of 1.3 mA/mm, which is one order of magnitude higher than that of sample A1. Due to the
missing GaN capping layer, the effective SBH is lower, thus providing electron transport over
the top of the potential barrier.
Associated with a high gate leakage current is a reduced breakdown voltage. Devices for
high-voltage operation, however, should have a breakdown voltage which is at least twice the
operating voltage. Three-terminal breakdown measurements have shown that the 1 mA/mm
criterion is reached for drain-source voltages of 15-20 V. Therefore, no load-pull measurements
with these transistors were performed.
Sample d nS Vth Co gm ID
[µm] [×1013cm−2] [V] [pF] [mS/mm] [mA/mm]
A2 10 1.74 -4.32 72 243 1100
A1 16+5 1.30 -2.60 58 148 480
Table 6.1: 2DEG density nS, threshold voltage Vth, zero-bias capacitance C0, transconductance
gm and drain current density ID of lattice-matched AlInN/GaN HFET structures with
different barrier layer thickness d.
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Figure 6.11: Transfer characteristics and transconductance values of an unpassivated
Al0.83In0.17N/GaN HFET structure with a barrier thickness of 10 nm.
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Figure 6.12: Gate current as a function of the gate-source voltage for an unpassivated
Al0.83In0.17N/GaN HFET structure with a barrier thickness of 10 nm.
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6.2.3 Small-signal measurements of unpassivated devices
The scattering parameters were measured from 1 GHz up to 20 GHz atVDS = 15 V andVGS = -2 V
(fig. 6.13). An extrinsic current gain cut-off frequency (fT) of 14 GHz could be measured. The
maximum oscillation frequency (fmax) has to be obtained by extrapolating the maximum uni-
lateral gain (MUG) to the unit-gain-point. In the lower GHz regime, the MUG shows a slight
increase from 1 GHz - 1.8 GHz, followed by a drop. From 2.5 GHz on, the curve exhibits a
-20 dB/decade slope up to 12 GHz. This is in good correlation with the theoretically expected
slope when plotting MUG as a function of the frequency. However, at frequencies higher than
12.5 GHz, the slope is slightly altered. Additional parasitic elements such as the gate-to-source
resistance and the gate-to-drain capacitance may become dominant and result in a second-order
pole in the gain [107]. Thus, the dB/decade decay becomes more steeper.
Performing the extrapolation with this altered slope, a maximum power gain cut-off frequency
of 32 GHz could be reached. These results show the outstanding potential of the heterostructures
with thin barrier layers to operate at high frequencies. Compared to the results reported by other
groups [79, 80], it is obvious that our devices exhibited one of the best small-signal performance,
even regarding a gate length of 1 µm. This is reflected in a very high fT × LG product of
14 GHz µm. In fig. 6.14, both cut-off frequencies, in CW and pulsed operation, are shown as
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Figure 6.13: Current gain and MUG as a function of frequency, at a gate-source voltage of -2 V
and a drain-source voltage of 15 V.
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functions of gate-source voltage at a drain-source voltage of 10 V. On the one hand, the results
obtained under pulsed conditions are slightly higher compared to those of the CW measurements.
That is clearly caused by the self-heating of the device under CW conditions. On the other hand,
a good fmax/ft ratio in a large gate-source voltage range can be observed. This parameter is
directly correlated to a possible device power performance. As can be seen from the inset, the
maximum frequency values are in good correlation with the peak transconductance value at a
gate-source voltage VGS = -2 V.
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Figure 6.14: CW and pulsed current gain cut-off and maximum oscillation frequencies as a func-
tion of gate-source voltage at a drain-source voltage of 10 V.
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6.2.4 Influence of a N2-based SiN surface passivation on device
performance
The previous chapter has shown that AlInN/GaN HFETs suffer from pronounced current collapse
effects, especially without any surface passivation. However, a NH3-based SiN passivation was
found to clearly mitigate these effects, particularly for the lattice-matched heterostructure.
In order to investigate the influence of a thin barrier layer as well as the influence of a SiN
passivation on surface-related trapping effects, pulsed I-V measurements of the output character-
istics were applied. Dispersion effects were quantified by comparing the results obtained pulsing
from the origin to those pulsing from a class B type of quiescent bias point. Fig. 6.15 shows
both the output characteristics of the stationary measurement and the results obtained under the
above mentioned pulsed conditions. An increase of maximum drain current density could be
found when pulsing from the origin (0, 0) compared to DC data. This behavior can be attributed
to the suppression of self-heating effects. However, a significantly knee walkout associated with
a larger Ron due to an increased access resistance is observable. This means that the transistor
reveals some kind of degradation after the DC measurements, which is related to instabilities
of the material properties resulting in increased contact resistances. A still more pronounced
current collapse is obvious when pulsing from the class B type of quiescent bias point. This
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Figure 6.15: DC and pulsed I-V characteristics of an unpassivated device at quiescent bias points
VDS = VGS = 0V(0, 0), VGS = 1.25×Vth and VDS = 15 V (class B), VGS is swept
from 2 V to pinch-off by steps of -1 V.
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Figure 6.16: DC and pulsed I-V characteristics of an ammonia-based SiN-passivated device at
quiescent bias points VDS = VGS = 0V(0, 0), VGS = 1.25 × Vth and VDS = 15 V
(class B), VGS swept from 2 V to pinch-off by steps of -1 V.
degradation is attributed to trapping effects, which are assumed to be caused by surface states
acting as electron traps located in the gate-drain access region. These results indicate that the free
AlInN surface, despite reduced strain-induced defects, seems to be more sensitive than expected
for a lattice-matched heterostructure. Fig. 6.16 illustrates the influence of a NH3-based SiN pas-
sivation on the transistor properties. Comparing the pulsed I-V curves from the origin (0, 0) to
the DC characteristics, a decrease of the access resistance is observed resulting in a decreased
Ron. This is in total agreement with the reduced sheet resistance RSH extracted by Hall measure-
ments after passivation. In general, the surface passivation enables an enhanced drain current
density. However, testing the device under class B bias point, no appreciable improvement of
the dispersion effects can be seen. This is in contrast to the observations concerning sample A1
pulsed under the same conditions. However, this sample had an additional 5 nm GaN cap which
may significantly affect the surface properties and the interaction with the SiN passivation. An
aluminium-rich Al0.83In0.17N/GaN surface is characterized by a pronounced native oxide film.
Therefore, it is assumed that the effectiveness of any type of passivation will strongly depend on
a proper surface pre-treatment. Thus, a sophisticated process step in order to provide a charge
neutral-interface with the AlInN has to be developed. In addition to that, it has to be investigated
to what extent the similar bandgaps of PECVD SiN and Al0.83In0.17N/GaN influence passivation
properties via charge transfer from the barrier layer into the passivation.
99
6 AlInN/GaN HFETs
6.3 Impact of post-gate annealing processes on the DC
performance of HFETs
The detailed investigations of AlInN/GaN HFETs presented in the last two sections have shown
that those devices are very promising candidates for operations at high frequencies. In order to
provide the possibility to be used in both high-frequency and high-power regimes, the relatively
high reverse leakage current of the Schottky contacts, 2-3 orders of magnitude higher than that
of AlGaN/GaN HFETs, has to be improved. Similar to AlGaN/GaN HFETs, typical approaches
are inserting a dielectric layer between metal and semiconductor [81, 92] or the choice of an
alternative metal providing a higher Schottky barrier height [71].
Based on the experiences with post-gate annealing processes of Schottky contacts at Al-
GaN/GaN heterostructures described in chapter 4.3, transistors were processed using the baseline
process. After a full DC characterization, the transistors were first annealed at 400°C and then
at 450°C for 10 min in an N2 ambient. After each temperature process, the DC characterization
was repeated.
The investigated heterostructures were grown by metalorganic vapor phase epitaxy (MOVPE)
in AIXTRON reactors with standard precursors on 2-inch sapphire substrates. The nominally
undoped Al0.83In0.17N/GaN HFETs consist of a 3.5 µm thick GaN buffer, followed by a 10
nm thick AlInN barrier layer (fig. 6.17). The indium concentration was determined by high
resolution X-ray diffraction (HRXRD).
Sapphire
AlN Nucleation
GaN  3.5µm
AlN  350 nm
Al In N  10 nm0.83 0.17
Figure 6.17: Investigated Al0.83In0.17N/GaN heterostructure with a barrier thickness of 10 nm.
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6.3.1 Schottky contact characteristics
The I-V characteristics of the gate diodes before and after annealing are shown in fig. 6.18.
Assuming a Richardson constant value of 33.6 A/(cm2K2), estimated by linear interpolation of
the binary compounds AlN and InN [112], the barrier height ΦB extracted from the exponential
part of the forward I-V characteristics increases upon annealing at 400°C from approx. 0.7 eV to
0.8 eV. However, the enhanced SBH does not translate into significantly reduced reverse leakage
current, indicating that forward and reverse characteristics are described by different transport
mechanisms, most likely by an inhomogeneous SBH distribution at the interface. The subsequent
450°C annealing process dramatically decreases the reverse gate leakage current with minor
change to the barrier height. This effect, also well-known for thermal processing of Schottky
diodes on AlGaN/GaN heterostructures, may be explained by the interaction between the Ni
and the AlInN barrier layer, possibly by the reduction of an initially present thin oxide layer (of
non-uniform thickness) or even by intermetallic reactions between the gate metal and indium or
aluminium.
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Figure 6.18: Two-terminal I-V characteristics of Ni/Au Schottky gates as-deposited and after
annealing at 400°C and 450°C, respectively.
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6.3.2 Transistor performance
Fig. 6.19 shows transfer characteristics and transconductance values of unpassivated HFETs as-
deposited and after furnace annealing of the Schottky gates at 400°C and 450°C, respectively.
The drain was biased at VDS = 10 V. A clear increase of the saturated drain current density at
VGS = 0 V from 600 mA/mm to 680 mA/mm (+13 %) and of the extrinsic maximum transcon-
ductance gm from 207 mS/mm to 236 mS/mm (+14 %), was observed, although the source
resistance of the device, estimated from the contact resistance Rc, the sheet resistance RSh and
the device geometry (see equation 2.19), measured before and after gate annealing showed no
significant change (see Table 6.2). In addition, the intrinsic transconductance gim was extracted
according to equation 2.20 and is also summarized in table 6.2. The data reinforces the fact
that the gate-annealing-induced improvement is related to the properties of the intrinsic device
limited to the area under the gate electrode. At the same time, a significant increase in the thresh-
old voltage Vth could be obeserved, which appears to be opposite to what would be expected
from the rising barrier height mentioned above. Based on all observations, this apparent contra-
diction needs an explanation exclusively based on some change of intrinsic device parameters.
Consequently, the following hypothesis will be made: Based on the charge control model and
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Figure 6.19: Transfer characteristics and transconductance values of unpassivated HFETs before
and after annealing up to 450°C. The drain is biased at VDS = 10V.
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combining equation 2.5 and 2.9, the threshold voltage Vth can be expressed as a function of the
sheet charge density ns(x) or of the polarization charge σpol(x), which are both dependent on the
Al concentration x:
Vth = −
ed
ǫ0ǫr(x)
·ns(x)
= ΦB(x) +
EF (x)−∆EC(x)
e
−
d
ǫ0ǫr(x)
·σpol(x)
Now, both an increase in SBH, as observed in our diodes, or even a minor reduction of the barrier
layer thickness, as could be assumed to result from an interfacial reaction between gate metal and
barrier layer, lead to a decrease in sheet charge and hence to an increase in the value of the thresh-
old voltage Vth, contrary to our observations. Therefore, the only parameters with impact on the
sheet charge and on the threshold voltage are the composition-dependent quantities. To account
for approx. 400 mV in Vth (resulting from the measured Vth = 300 mV plus the approx. 100 mV
from the measured Schottky barrier height variation), a change in sheet charge concentration ns
of about 2×1012 cm−2 has to be explained. The above mentioned interfacial reaction assumed to
improve the Schottky characteristics, could however not only lead to changes in ΦB or the barrier
thickness d, but could potentially affect the stoichiometry of the barrier layer or at least a part of
it. Whereas it may be questionable to assume a homogenous change in the indium concentration
across the whole barrier, it must be pointed out that, in doing so for simplicity, it suffices to
decrease the indium concentration from 17% to 16% to super-compensate the influence of the
Schottky barrier increase, thus reducing the threshold voltage by the observed amount. In reality,
it is much more likely that the stoichiometric changes take place only over a portion of the barrier,
but with higher change in indium concentration in this region. Obviously, more investigations
are needed to confirm these assumptions. On the one hand, CV profile measurements would be
very helpful to reveal the actual carrier concentration in the 2DEG channel as well as to reveal
possible interfacial exchange phenomena. On the other hand, transmission electron microscopy
(TEM) and x-ray photoelectron spectroscopy (XPS) would be able to give information about the
quality of the metal-semiconductor interface and of the stoichiometric composition.
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RC RSh RS Vth gm g
i
m
(Ω ·mm) (Ω/sq.) (Ω ·mm) (V) (mS/mm) (mS/mm)
As-deposited 0.14 290 0.72 -3.0 207 244
±0.02 ±8 ±0.04 ±0.3 ±4 ±5
After 400°C 0.21 283 0.78 -3.4 226 273
±0.01 ±12 ±0.05 ±0.1 ±7 ±10
After 450°C 0.23 272 0.78 -3.4 236 290
±0.01 ±6 ±0.03 ±0.2 ±5 ±7
Table 6.2: Mean values and standard errors of the contact resistance RC, sheet resistance
RSh, source resistance RS, threshold voltage Vth, intrinsic transconductance gim and
transconductance gm before and after gate annealing measured across the wafer.
6.4 Conclusions
AlxIn1−xN/GaN HFETs grown by metal organic vapour phase epitaxy on sapphire substrates
with different AlInN barrier layers and different aluminium concentrations were successfully
processed using the well established baseline process. Those transistors were characterized in
terms of DC, pulsed and also small-signal characteristics. Additionally, the influence of a post-
gate annealing process and the deposition of a SiN surface passivation was studied in detail.
Significantly higher sheet carrier densities as for AlGaN/GaN HFETs with good pinch-off
behavior were found for nearly lattice-matched devices. The possibility to realize these car-
rier densities with relatively thin AlInN barrier layers (10 nm) directly correlates with excellent
small-signal RF characteristics. FT and fmax values of 14 GHz and 32 GHz, respectively, could
be achieved. These values will be more considerable if one takes into consideration that the
transistors had a gate length of 1 µm.
Post-gate annealing processes at 450°C had a positive impact on both gate leakage current and
transconductance behavior. The gate leakage current could be reduced by more than one order
of magnitude, wheras the transconductance values could be enhanced by about 14%. However,
it becomes clear that there are still some open issues. Special emphasis has to be placed on
the improvement of the surface passivation. Independently from the nitrogen precursor, the SiN
passivation was not able to mitigate dispersion effects, especially for the nearly lattice-matched
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HFETs. If this obstacle is overcome, AlInN HFETs will able to be a viable alternative to Al-
GaN/GaN HFET devices for power applications.
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Summarizing this thesis, it is obvious that it consists of two main experimental parts. On the one
hand, a baseline process for the realization of GaN-based heterostructure field effect transistors
(HFETs) was developed. On the other hand, based on this stable and reproducible process,
AlGaN/GaN as well as AIInN/GaN HFETs were processed and characterized with regard to
their DC and RF characteristics.
A transistor baseline process is very important in order to realize a reliable and reproducible
device performance. The process described here consists of five parts, starting with the mesa
formation, followed by ohmic and Schottky contacts and ending with the surface passivation and
the pad contact formation. Each single step of this chain was optimized in terms of its process
parameters in order to achieve the best possible device performance.
Mesa isolation was achieved by using a combination of a photoresist mask (AZ 6632) and
a RIE process, which is divided into two steps. First of all, a BlC3/Ar gas mixture removed
the semiconductor materials, enabling high-resistive areas between different transistors. In a
following step, an oxygen-based ashing process was developed so that the residual photoresist
could be removed by organic solvents only.
The source and drain ohmic contacts were optimized with regard to low contact resistances
(≤ 1Ωmm), smooth surfaces and mechanical stability. A metal layer stack of Ti/Al/Mo/Au in
combination with an RTA process at 825°C for an annealing time of 30 s was found to ensure
these requirements, especially for AlGaN/GaN HFETs. For their AlInN/GaN counterparts, a
slightly higher process temperature (875°C) and an annealing time twice as high (60 s) was
found. This deviation from the AlGaN/GaN process could be explained by a reduced density
of threading dislocations, especially for nearly lattice-matched AlInN/GaN HFETs. Along this
dislocations, discrete TiN islands were found, thus enabling low-resistive non-rectifying metal
semiconductor contacts.
A high SBH, associated with a low reverse leakage current and a low resistivity in the metal
film, are the main desirable properties of an optimal Schottky contact used for the gate of an
HFET. In the case of GaN-based heterostructures, a Ni/Au metal stack is commonly used for
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Schottky diodes. Despite the fact that Ni exhibits a high metal work function (5.1 eV) on
(Al)GaN layers, the diodes are characterized by an undesirably high reverse leakage current.
In this thesis, it could be demonstrated that the leakage current behavior is sensitive to surface
processing conditions, e.g. cleaning prior to metal deposition as well as post-annealing after the
gate formation. SF6, O2 and BCl3/Ar plasma RIE tests with different DC self-biases were per-
formed prior to the gate metal deposition. After metallization, the contacts were consecutively
annealed in an N2 atmosphere. In summary, it can be stated that the pre-metallization processes
have a great influence on the semiconductor surface conditions as reflected in the SBH and the
ideality factor. BCl3/Ar plasma is the only process with a significant GaN etch rate, thus the
effective SBH is lower compared to the other processes. Therefore, BCl3/Ar treated diodes ex-
hibit the largest leakage currents, independently of the DC plasma self-bias. Thermal annealing
at 400-450°C was found to increase the SBH and decrease the ideality factor of all samples to
nearly similar values. This is in good agreement with a reduced gate leakage current which can
be found after annealing in this temperature regime.
Although the above mentioned two metallization processes (source, drain and gate contacts)
are important for the device performance, the surface passivation seems to be the primary part
of the baseline process. Two different passivation layers, an NH3-based and an N2-based, were
developed in order to mitigate surface-related trapping effects. Layer thickness and refractive
index were optimized in order to provide values of 120 nm and 2±0.2, respectively. Summarizing
the DC characteristics of passivated HFETs, it can be stated that both drain current density and
transconductance could be enhanced dramatically. Unfortunately, the gate leakage current as
it is in the unpassivated case was further increased after the passivation. In order to suppress
this detrimental gate leakage current, HFETs with an insulator under the gate (MISHFETs) were
investigated in this thesis. Another approach was a change in the process chain, i.e. performing
the passivation before the gates are processed.
Large-signal characterization of the passivated devices exhibited output power densities for a
drain-source voltage of 25 V at 2.14 GHz of 2 W/mm and 1.7 W/mm for the NH3-based and
N2-based process, respectively. On the one hand, these results show that it doesn’t seem to
be important if the SiN passivation is realized with ammonia or nitrogen as precursor. On the
other hand, these passivation layers can only partially mitigate trapping-related current dispersion
effects. A further reduction of this dispersion can only be achieved by implementing a field-
plated gate structure. This means that for the next generation of lithography masks such a layer
should be taken into consideration.
The theory about the AlGaN/GaN and AlInN/GaN heterostructures was investigated revealing
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that the transport properties of the 2DEG strongly depend on the aluminium concentration in
the barrier layers as well as on their thickness. In the case of AlGaN/GaN HFETs on silicon
substrates, the 2DEG density is linearly proportional to the aluminium mole fraction, and the
slopes of the experimental and the theoretical dependence were 6.1 × 1013 cm−2/(Al%) and
5.0 × 1013 cm−2/(Al%), respectively. With a barrier thickness of 20 nm and an aluminium
concentration of 31%, a sheet carrier density and an electron mobility of 7.4 × 1012cm−2 and
1250 cm2/(Vs) could be achieved, respectively.
AlInN/GaN heterostructures with an aluminium concentration of 82%-83% are characterized
by a nearly lattice-matched epitaxial growth. Due to their tremendous spontaneous polarization
fields, higher sheet carrier concentrations could be achieved, even with thinner barrier layers.
Al0.83In0.17N/GaN with a 10 nm thick barrier exhibited a sheet carrier density and a mobility of
1.74 · 1013 cm−2 and 1354 cm2/(Vs), respectively.
The effectiveness of a SiN passivation layer for both material systems was studied in detail. In
the case of AlGaN as a barrier layer, it could be demonstrated that such a layer could alleviate
surface-related trapping effects. Unfortunately, that was not the case for AlInN-based HFETs
without a GaN capping layer. Since the aluminium-rich Al0.83In0.17N/GaN surface is character-
ized by a pronounced native oxide film, a sophisticated process step in order to provide a charge
neutral-interface with the AlInN has to be developed. Additionally, it was speculated that simi-
lar bandgaps of PECVD SiN and Al0.83In0.17N/GaN influence passivation properties via charge
transfer from the barrier into the passivation layer.
Small-signal characterization of AlGaN-based transistors with gate lengths of 1 µm and a
barrier layer thickness of 20 nm exhibited a current gain cut-off frequency and a maximum power
gain cut-off frequency of 7 GHz and 9 GHz, respectively. The same measurements performed at
nearly lattice-matched AlInN-based transistors with a 10 nm thick barrier layer revealed cut-off
frequencies of 14 GHz and 32 GHz, respectively. Comparing these results, the benefit of the
AlInN material system in terms of high-frequency application becomes obvious.
However, the AlInN/GaN HFETs suffer from pronounced gate leakage currents, making load-
pull measurements impossible. The best Al0.25Ga0.75N/GaN HFETs on silicon substrates with
a gate length of 1µm and a gate width of 100µm exhibited a power density and a power added
efficiency of 2 W/mm and 26%, respectively, at a frequency of 2.14 GHz.
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To calculate the sheet carrier concentration of AlGaN/GaN and AlInN/GaN heterostructures in
dependence of the Al content x the following set of interpolations between the physical properties
of GaN/AlN and GaN/InN were used:
Properties AlxGa1−xN AlxIn1−xN
e31(x) (C/m
2) -0.19x-0.34 -0.12x-0.41
e33(x) (C/m
2) 0.83x+0.67 0.69x+0.81
c13(x) (GPa) 26x+68 24x+70
c33(x) (GPa) 23x+354 172x+205
a(x) (10−10m) -0.0891x+3.1986 -0.4753x+3.5848
ǫ(x) 0.03x+10.28 -4.3x+14.61
eφB(x) (eV) 1.3x+0.84 1.66x+0.48
Eg(x) (eV) 6.13x + 3.42(1− x)− x
2 6.13x + 0.78(1− x)− 2.5x2
Psp(x) (C/m
2) −0.09x− 0.034(1− x) + 0.021x2 −0.09x− 0.042(1− x) + 0.07x2
∆EC(x) (eV) 0.7(Eg(x)− Eg(0)) 0.7(Eg(x)− Eg(0))
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